







Reference Design



LM3409, LM3409-Q1, LM3409HV, LM3409HV-Q1

20

SNVS602L-MARCH 2009-REVISED JUNE 2016

LM3409, -Q1, LM3409HV, -Q1 P-FET Buck Controller for High-Power LED Drivers

1 Features

- LM3409-Q1 and LM3409HV-Q1 are Automotive Grade Products: AEC-Q100 Grade 1 Qualified
- 2-Ω. 1-A Peak MOSFET Gate Drive
- V_{IN} Range: 6 V to 42 V (LM3409, LM3409-Q1)
- VIN Range: 6 V to 75 V (LM3409HV, LM3409HV-Q1)
- Differential, High-Side Current Sense
- Cycle-by-Cycle Current Limit
- No Control Loop Compensation Required
- 10,000:1 PWM Dimming Range
- 250:1 Analog Dimming Range
- Supports All-Ceramic Output Capacitors and Capacitor-less Outputs
- Low-Power Shutdown and Thermal Shutdown
- Thermally Enhanced 10-Pin, HVSSOP Package

Applications 2

- LED Driver
- **Constant Current Source**
- Automotive Lighting
- **General Illumination**

3 Description

The LM3409. LM3409-Q1. LM3409HV. and LM3409HV-Q1 are P-channel MOSFET (PFET) controllers for step-down (buck) current regulators. They offer wide input voltage range, high-side differential current sense with low adjustable threshold voltage and fast output enable/disable function and a thermally enhanced 10-pin, HVSSOP package. These features combine to make the LM3409 family of devices ideal for use as constant current sources for driving LEDs where forward currents up to 5 A are easily achievable.


The LM3409 devices use constant off-time (COFT) control to regulate an accurate constant current without the need for external control loop compensation. Analog and PWM dimming are easy to implement and result in a highly linear dimming range with excellent achievable contrast ratios. Programmable UVLO, low-power shutdown, and thermal shutdown complete the feature set.

Device I	nformation ⁽¹⁾
-----------------	---------------------------

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
LM3409	HVSSOP (10)	3.00 mm × 3.00 mm		
LIVI3409	PDIP (14)	19.177 mm × 6.35 mm		
LM3409-Q1				
LM3409HV	HVSSOP (10)	3.00 mm × 3.00 mm		
LM3409HV-Q1				

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Schematic





Page

Page

Table of Contents

1	Feat	ures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History2
5	Dev	ice Comparison Table 3
6	Pin	Configuration and Functions 3
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 5
	7.5	Electrical Characteristics 6
	7.6	Typical Characteristics 7
8	Deta	ailed Description 10
	8.1	Overview 10
	8.2	Functional Block Diagram 10
	8.3	Feature Description 11

	8.4	Device Functional Modes	18
9	App	lication and Implementation	19
	9.1	Application Information	19
	9.2	Typical Applications	
10	Pow	er Supply Recommendations	37
11	Laye	out	37
	11.1	Layout Guidelines	37
		Layout Example	
12		ice and Documentation Support	
	12.1		
	12.2		
	12.3	Community Resources	38
	12.4	Trademarks	38
	12.5	Electrostatic Discharge Caution	38
	12.6	Glossary	38
13		hanical, Packaging, and Orderable mation	38

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision K (July 2014) to Revision L	Page
•	Corrected package family reference in <i>Features</i> section	1
•	Corrected package family reference in Device Information table	1
•	Added Device Comparison table	3
•	Corrected typographical error in package name reference in Pin Configuration and Functions section	3
•	Corrected typographical error in Absolute Maximum Ratings table	4
•	Corrected typographical error in package name reference in ESD Ratings table	4
•	Corrected package family reference in Thermal Information table	5

Changes from Revision J (May 2013) to Revision K

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
	Mechanical, Packaging, and Orderable Information section1

Changes from Revision I (May 2013) to Revision J


•	Changed layout of National Data Sheet to TI format	
---	--	--




5 Device Comparison Table

ORDERABLE NUMBER	MAXIMUM INPUT VOLTAGE (V)	AEC-Q100 GRADE 1 QUALIFIED
LM3409	- 42 -	Ν
LM3409-Q1		Y
LM3409HV	75	Ν
LM3409HV-Q1	75	Y

6 Pin Configuration and Functions





Pin Functions

	PIN		DESCRIPTION			
NAME	PDIP	HVSSOP	DESCRIPTION			
UVLO	1	1	Input undervoltage lockout. Connect to a resistor divider from V _{IN} and GND. Turn-on threshold is 1.24 V and hysteresis for turnoff is provided by a 22 μ A current source.			
IADJ	3	2	Analog LED current adjust. Apply a voltage from 0 to 1.24 V, connect a resistor to GND, or leave open to set the current sense threshold voltage.			
EN	4	3	Logic level enable and PWM dimming. Apply a voltage >1.74 V to enable device, a PWM signal to dim, or a voltage < 0.5 V for low-power shutdown.			
COFF	5	4	Off-time programming. Connect resistor from V_{O} , capacitor to GND to set off-time.			
GND	6	5	Connect to system ground.			
PGATE	PGATE 9 6		Gate drive. Connect to gate of external P-channel MOSFET.			
CSN	10	7	Negative current sense. Connect to negative side of sense resistor.			
CSP	11	8	Positive current sense. Connect to positive side of sense resistor (also to VIN).			
VCC 12 9		9	$V_{\text{IN}}-$ referenced linear regulator output. Connect at least a 1-µF ceramic capacitor to $V_{\text{IN}}.$ The regulator provides power for the P-channel MOSFET drive.			
VIN	14	10	Input voltage. Connect to the input voltage.			
Thermal pad —		_	Connect to GND pin. Place 4 to 6 vias from thermal pad to GND plane.			

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

			MIN	MAX	UNIT
		LM3409, LM3409-Q1	-0.3	45	Ň
VIN, EN, UVLO to GND		LM3409HV, LM3409HV-Q1	-0.3	76	V
VIN to VCC, PGATE			-0.3	7	V
VIN to PGATE	for 100 ns		-2.8	9.5	V
VIN to CSP, CSN			-0.3	0.3	V
COFF to GND			-0.3	4	V
COFF Current	continuous			±1	mA
IADJ Current	continuous			±5	mA
Junction temperature				150	°C
	Lead temperature (Soldering, 10 s)			260	°C
Soldering information	Infrared and convection reflow (15 s)			260	°C
Storage temperature, T _{stg}			-65	125	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/Distributors for availability and specifications.

7.2 ESD Ratings

			VALUE	UNIT
LM3409	IN DGQ AND NFF PACK	AGES		
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±1000	1
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $pins^{(2)}$	±1000	V
LM3409	-Q1 IN DGQ AND NFF PA	CKAGES		
	Electro statio dischanne	Human body model (HBM), per AEC Q100-002 ⁽³⁾⁽⁴⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

(3) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

(4) The human body model is a 100 pF capacitor discharged through a $1.5 \cdot k\Omega$ resistor into each pin.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{IN}	LM3409, LM3409-Q1	6	42	M
VIN	LM3409HV, LM3409HV-Q1	6	75	v
Junction temperature range, T _J		-40	125	°C

4



7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	LM3409, LM3409-Q1, LM3409HV, LM3409HV-Q1	LM3409		
		DGQ (HVSSOP)	NFF (PDIP)		
		10 PINS	14 PINS		
R _{θJA}	Junction-to-ambient thermal resistance	54.4	49	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	53.7	36.3	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	33.8	28.9	°C/W	
Ψ _{JT}	Junction-to-top characterization parameter	3.9	21.1	°C/W	
Ψ _{JB}	Junction-to-board characterization parameter	33.5	28.7	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	3.5	N/A	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Copyright © 2009–2016, Texas Instruments Incorporated

7.5 Electrical Characteristics

 V_{IN} = 24 V unless otherwise indicated. Typicals and limits appearing in plain type apply for $T_A = T_J = 25^{\circ}C^{(1)}$. Data sheet minimum and maximum specification limits are specified by design, test, or statistical analysis.

	PARAMETER	TEST CONDITIONS	MIN ⁽²⁾	TYP ⁽¹⁾	MAX ⁽²⁾	UNIT	
PEAK CURRI	ENT COMPARATOR						
V _{CST}	V _{CSP} – V _{CSN} average peak	V _{ADJ} = 1 V	188	198	208		
	current threshold ⁽³⁾	$V_{ADJ} = V_{ADJ-OC}$	231	246	261	mV	
A _{ADJ}	V_{ADJ} to $V_{\text{CSP}} - V_{\text{CSN}}$ threshold gain	$0.1 < V_{ADJ} < 1.2 V$ $V_{ADJ} = V_{ADJ-OC}$		0.2		V/V	
V _{ADJ-OC}	IADJ pin open circuit voltage		1.189	1.243	1.297	V	
ADJ	IADJ pin current		3.8	5	6.4	μA	
DEL	CSN pin falling delay	CSN fall - PGATE rise		38		ns	
SYSTEM CUP	RRENTS						
IN	Operating input current	Not switching		2		mA	
SD	Shutdown input current	EN = 0 V		110		μA	
	र		L				
R _{PGATE}	Driver output resistance	Sourcing 50 mA		2		-	
		Sinking 50 mA		2		Ω	
VCC REGUL	ATOR		I				
V _{CC}	VIN pin voltage - VCC pin voltage	V _{IN} > 9 V 0 < I _{CC} < 20 mA	5.5	6	6.5	V	
V _{CC-UVLO}	V _{CC} undervoltage lockout threshold	V _{CC} increasing		3.73		V	
V _{CC-HYS}	V _{CC} UVLO hysteresis	V _{CC} decreasing		283		mV	
CC-LIM	V _{CC} regulator current limit		30	45		mA	
OFF-TIMER A	AND ON-TIMER	·					
V _{OFT}	Off-time threshold		1.122	1.243	1.364	V	
D-OFF	COFF threshold to PGATE falling delay			25		ns	
ON-MIN	Minimum ON-time			115	211	ns	
t _{OFF-MAX}	Maximum OFF-time			300		μs	
UNDERVOLT	AGE LOCKOUT	·	k				
UVLO	UVLO pin current	V _{UVLO} = 1 V		10		nA	
V _{UVLO-R}	Rising UVLO threshold	-	1.175	1.243	1.311	V	
UVLO-HYS	UVLO hysteresis current			22		μA	
ENABLE		1	L.				
I _{EN}	EN pin current			10		nA	
V _{EN-TH}	EN pin threshold	V _{EN} rising			1.74		
		V _{EN} falling	.5			V	
V _{EN-HYS}	EN pin hysteresis			420		mV	
t _{EN-R}	EN pin rising delay	EN rise - PGATE fall		42		ns	
t _{EN-F}	EN pin falling delay	EN fall - PGATE rise		21		ns	

(1) Typical values represent most likely parametric norms at the conditions specified and are not ensured.

(2) Minimum and maximum limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Texas Instrument's Average Outgoing Quality Level (AOQL).


(3) The current sense threshold limits are calculated by averaging the results from the two polarities of the high-side differential amplifier.

6



7.6 Typical Characteristics

 $T_A = 25 \text{ °C}$, $V_{IN} = 24 \text{ V}$, and characteristics are identical for LM3409 and LM3409HV unless otherwise specified.




SNVS602L-MARCH 2009-REVISED JUNE 2016

STRUMENTS

XAS

Typical Characteristics (continued)


T_A = 25 °C, V_{IN} = 24 V, and characteristics are identical for LM3409 and LM3409HV unless otherwise specified.



8



Typical Characteristics (continued)



T_A = 25 °C, V_{IN} = 24 V, and characteristics are identical for LM3409 and LM3409HV unless otherwise specified.

ILED (A)

ILED (A)

TEXAS INSTRUMENTS

www.ti.com


8 Detailed Description

8.1 Overview

The LM3409/09HV are P-channel MOSFET (PFET) controllers for step-down (buck) current regulators which are ideal for driving LED loads. They have wide input voltage range allowing for regulation of a variety of LED loads. The high-side differential current sense, with low adjustable threshold voltage, provides an excellent method for regulating output current while maintaining high system efficiency.

The LM3409/09HV uses a Controlled Off-Time (COFT) architecture that allows the converter to be operated in both continuous conduction mode (CCM) and discontinuous conduction mode (DCM) with no external control loop compensation, while providing an inherent cycle-by-cycle current limit. The adjustable current sense threshold provides the capability to amplitude (analog) dim the LED current over the full range and the fast output enable/disable function allows for high frequency PWM dimming using no external components.

When designing, the maximum attainable LED current is not internally limited because the LM3409/09HV is a controller. Instead it is a function of the system operating point, component choices, and switching frequency allowing the LM3409/09HV to easily provide constant currents up to 5A. This simple controller contains all the features necessary to implement a high-efficiency versatile LED driver.



8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Buck Current Regulators

The buck regulator is unique among non-isolated topologies due to the direct connection of the inductor to the load during the entire switching cycle. An inductor will control the rate of change of current that flows through it, therefore a direct connection to the load is excellent for current regulation. A buck current regulator, using the LM3409/09HV, is shown in the *Application and Implementation* section. During the time that the PFET (Q1) is turned on (t_{ON}), the input voltage charges up the inductor (L1). When Q1 is turned off (t_{OFF}), the re-circulating diode (D1) becomes forward biased and L1 discharges. During both intervals, the current is supplied to the load keeping the LEDs forward biased. Figure 19 shows the inductor current ($i_L(t)$) waveform for a buck converter operating in CCM.

The average inductor current (I_L) is equal to the average output LED current (I_{LED}), therefore if I_L is tightly controlled, I_{LED} will be well regulated. As the system changes input voltage or output voltage, duty cycle (D) is varied to regulate I_L and ultimately I_{LED} . For any buck regulator, D is simply the conversion ratio divided by the efficiency (η):




Figure 19. Ideal CCM Buck Converter Inductor Current i_L(t)

8.3.2 Controlled Off-Time (COFT) Architecture

The COFT architecture is used by the LM3409/09HV to control I_{LED} . It is a combination of peak current detection and a one-shot off-timer that varies with output voltage. D is indirectly controlled by changes in both t_{OFF} and t_{ON} , which vary depending on the operating point. This creates a variable switching frequency over the entire operating range. This type of hysteretic control eliminates the need for control loop compensation necessary in many switching regulators, simplifying the design process and providing fast transient response.

8.3.2.1 Adjustable Peak Current Control

At the beginning of a switching period, PFET Q1 is turned on and inductor current increases. Once peak current is detected, Q1 is turned off, the diode D1 forward biases, and inductor current decreases. Figure 20 shows how peak current detection is accomplished using the differential voltage signal created as current flows through the current setting resistor (R_{SNS}). The voltage across R_{SNS} (V_{SNS}) is compared to the adjustable current sense threshold (V_{CST}) and Q1 is turned off when V_{SNS} exceeds V_{CST} , providing that t_{ON} is greater than the minimum possible t_{ON} (typically 115ns).



Feature Description (continued)




Figure 20. Peak Current Control Circuit

There are three different methods to set the current sense threshold (V_{CST}) using the multi-function IADJ pin:

 IADJ pin left open: 5 μA internal current source biases the Zener diode and clamps the IADJ pin voltage (V_{ADJ}) at 1.24 V causing the maximum threshold voltage:

$$V_{CST} = \frac{V_{ADJ}}{5 \, \text{x R}} \, \text{x R} = \frac{V_{ADJ}}{5} = \frac{1.24 \, \text{V}}{5} = 248 \, \text{mV}$$
(2)

- External voltage (V_{ADJ}) of 0 V to 1.24 V: Apply to the IADJ pin to adjust V_{CST} from 0V to 248mV. If the V_{ADJ} voltage is adjustable, analog dimming can be achieved.
- External resistor (R_{EXT}) placed from IADJ pin to ground: 5 μA current source sets the V_{ADJ} voltage and corresponding threshold voltage:

$$V_{CST} = \frac{V_{ADJ}}{5} = \frac{5\mu A \, x \, R_{EXT}}{5} = 1\mu A \, x \, R_{EXT}$$
(3)

8.3.2.2 Controlled Off-Time

Once Q1 is turned off, it remains off for a constant time (t_{OFF}) which is preset by an external resistor (R_{OFF}), an external capacitor (C_{OFF}), and the output voltage (V_O) as shown in Figure 21. Because I_{LED} is tightly regulated, V_O will remain nearly constant over widely varying input voltage and temperature yielding a nearly constant t_{OFF} .



Feature Description (continued)




Figure 21. Off-Time Control Circuit

At the start of t_{OFF} , the voltage across C_{OFF} ($v_{COFF}(t)$) is zero and the capacitor begins charging according to the time constant provided by R_{OFF} and C_{OFF} . When $v_{COFF}(t)$ reaches the off-time threshold ($V_{OFT} = 1.24$ V), then the off-time is terminated and $v_{COFF}(t)$ is reset to zero. t_{OFF} is calculated as follows:

$$t_{OFF} = -R_{OFF} x (C_{OFF} + 20 \text{ pF}) x \ln \left(1 - \frac{1.24 \text{ V}}{\text{V}_0}\right)$$
(4)

In reality, there is typically 20 pF parasitic capacitance at the off-timer pin in parallel with C_{OFF} , which is accounted for in the calculation of t_{OFF} . Also, it should be noted that the t_{OFF} equation has a preceding negative sign because the result of the logarithm should be negative for a properly designed circuit. The resulting t_{OFF} is a positive value as long as $V_O > 1.24$ V. If $V_O < 1.24$ V, the off-timer cannot reach V_{OFT} and an internally limited maximum off-time (typically 300 µs) will occur.




Figure 22. Exponential Charging Function v_{COFF}(t)

Although the t_{OFF} equation is non-linear, t_{OFF} is actually very linear in most applications. Ignoring the 20-pF parasitic capacitance at the COFF pin, $v_{COFF}(t)$ is plotted in Figure 22. The time derivative of $v_{COFF}(t)$ can be calculated to find a linear approximation to the t_{OFF} equation:

$$\frac{dv_{COFF}(t)}{dt} = \frac{V_{O}}{R_{OFF} \times C_{OFF}} e^{-\left(\frac{t_{OFF}}{R_{OFF} \times C_{OFF}}\right)}$$

When $t_{OFF} \ll R_{OFF} \times C_{OFF}$ (equivalent to when $V_O \gg 1.24V$), the slope of the function is essentially linear and t_{OFF} can be approximated as a current source charging C_{OFF} :

(5)

Product Folder Links: LM3409 LM3409-Q1 LM3409HV LM3409HV-Q1

Copyright © 2009–2016, Texas Instruments Incorporated

(6)

(7)

Feature Description (continued)

$$t_{OFF} \approx \frac{1.24V \, x \, R_{OFF} \, x \, C_{OFF}}{V_0}$$

Using the actual t_{OFF} equation, the inductor current ripple (Δi_{L-PP}) of a buck current regulator operating in CCM is:

$$\Delta i_{L-PP} = \frac{-V_0 \times R_{OFF} \times (C_{OFF} + 20 \text{ pF}) \times \ln\left(1 - \frac{1.24V}{V_0}\right)}{L1}$$

Using the t_{OFF} approximation, the equation is reduced to:

$$\Delta i_{L-PP} \approx \frac{1.24 \times R_{OFF} \times C_{OFF}}{L1}$$
(8)
NOTE

 $\Delta i_{L\text{-PP}}$ is independent of both V_{IN} and V_{O} when in CCM.

The Δi_{L-PP} approximation only depends on R_{OFF}, C_{OFF}, and L1, therefore the ripple is essentially constant over the operating range as long as V_O >> 1.24V (when the t_{OFF} approximation is valid). An exception to the t_{OFF} approximation occurs if the IADJ pin is used to analog dim. As the LED/inductor current decreases, the converter will eventually enter DCM and the ripple will decrease with the peak current threshold. The approximation shows how the LM3409/09HV achieves constant ripple over a wide operating range, however t_{OFF} should be calculated using the actual equation first presented.

8.3.3 Average LED Current

For a buck converter, the average LED current is simply the average inductor current.




Figure 23. Sense Voltage v_{SNS}(t)

Using the COFT architecture, the peak transistor current (I_{T-MAX}) is sensed as shown in Figure 23, which is equal to the peak inductor current (I_{L-MAX}) given by the following equation:

$$I_{L-MAX} = I_{T-MAX} = \frac{V_{CST}}{R_{SNS}} = \frac{V_{ADJ}}{5 \times R_{SNS}}$$
(9)

Because I_{L-MAX} is set using peak current control and Δi_{L-PP} is set using the controlled off-timer, I_L and correspondingly I_{LED} can be calculated as follows:

$$I_{LED} = I_{L} = I_{L-MAX} - \frac{\Delta i_{L-PP}}{2} = \frac{V_{ADJ}}{5 \, x \, R_{SNS}} - \frac{V_{O} \, x \, t_{OFF}}{2 \, x \, L1}$$
(10)

14 Submit Documentation Feedback

Product Folder Links: LM3409 LM3409-Q1 LM3409HV LM3409HV-Q1



Feature Description (continued)

The threshold voltage V_{CST} seen by the high-side sense comparator is affected by the comparator's input offset voltage, which causes an error in the calculation of I_{L-MAX} and ultimately I_{LED}. To mitigate this problem, the polarity of the comparator inputs is swapped every cycle, which causes the actual I_{L-MAX} to alternate between two peak values (I_{L-MAXH} and I_{L-MAXL}), equidistant from the theoretical I_{L-MAX} as shown in Figure 24. I_{LED} remains accurate through this averaging.




Figure 24. Inductor Current i_L(t) Showing I_{L-MAX} Offset

8.3.4 Inductor Current Ripple

Because the LM3409/09HV swaps the polarity of the differential current sense comparator every cycle, a minimum inductor current ripple (Δi_{L-PP}) is necessary to maintain accurate I_{LED} regulation. Referring to Figure 24, the first t_{ON} is terminated at the higher of the two polarity-swapped thresholds (corresponding to I_{L-MAXH}). During the following t_{OFF} , i_L decreases until the second t_{ON} begins. If t_{OFF} is too short, then as the second t_{ON} begins, i_L will still be above the lower peak current threshold (corresponding to I_{L-MAXL}) and a minimum t_{ON} pulse will follow. This will result in degraded I_{LED} regulation. The minimum inductor current ripple ($\Delta i_{L-PP-MIN}$) should adhere to the following equation to ensure accurate I_{LED} regulation:

$$\Delta i_{L-PP-MIN} > \frac{24 \text{ mV}}{R_{SNS}}$$
(11)

8.3.5 Switching Frequency

The switching frequency is dependent upon the actual operating point (V_{IN} and V_O). V_O will remain relatively constant for a given application, therefore the switching frequency will vary with V_{IN} (frequency increases as V_{IN} increases). The target switching frequency (f_{SW}) at the nominal operating point is selected based on the tradeoffs between efficiency (better at low frequency) and solution size/cost (smaller at high frequency). The off-time of the LM3409/09HV can be programmed for switching frequencies up to 5 MHz (theoretical limit imposed by minimum t_{ON}). In practice, switching frequencies higher than 1MHz may be difficult to obtain due to gate drive limitations, high input voltage, and thermal considerations.

At CCM operating points, f_{SW} is defined as:

$$f_{SW} = \frac{1 - D}{t_{OFF}} = \frac{1 - \left(\frac{V_0}{\eta \times V_{IN}}\right)}{t_{OFF}}$$

At DCM operating points, f_{SW} is defined as:

$$f_{\text{SW}} = \frac{1}{t_{\text{ON}} + t_{\text{OFF}}} = \frac{1}{\left(\frac{I_{\text{L-MAX}} \times L_{1}}{V_{\text{IN}} - V_{0}}\right) + t_{\text{OFF}}}$$

(13)

(12)

Copyright © 2009–2016, Texas Instruments Incorporated

In the CCM equation, it is apparent that the efficiency (η) factors into the switching frequency calculation. Efficiency is hard to estimate and, because switching frequency varies with input voltage, accuracy in setting the nominal switching frequency is not critical. Therefore, a general rule of thumb for the LM3409/09HV is to assume an efficiency between 85% and 100%. When approximating efficiency to target a nominal switching frequency, the following condition must be met:




Figure 25. LED Current i_{LED}(t) During EN Pin PWM Dimming

8.3.6 PWM Dimming Using the EN Pin

The enable pin (EN) is a TTL compatible input for PWM dimming of the LED. A logic low (below 0.5V) at EN will disable the internal driver and shut off the current flow to the LED array. While the EN pin is in a logic low state the support circuitry (driver, bandgap, V_{CC} regulator) remains active to minimize the time needed to turn the LED array back on when the EN pin sees a logic high (above 1.74 V).

Figure 25 shows the LED current ($i_{LED}(t)$) during PWM dimming where duty cycle (D_{DIM}) is the percentage of the dimming period (T_{DIM}) that the PFET is switching. For the remainder of T_{DIM} , the PFET is disabled. The resulting dimmed average LED current ($I_{DIM-LED}$) is:

$$I_{\text{DIM-LED}} = D_{\text{DIM}} \times I_{\text{LED}}$$

(15)

The LED current rise and fall times (which are limited by the slew rate of the inductor as well as the delay from activation of the EN pin to the response of the external PFET) limit the achievable T_{DIM} and D_{DIM} . In general, dimming frequency should be at least one order of magnitude lower than the steady state switching frequency to prevent aliasing. However, for good linear response across the entire dimming range, the dimming frequency may need to be even lower.

8.3.7 High Voltage Negative BIAS Regulator

The LM3409/09HV contains an internal linear regulator where the steady state VCC pin voltage is typically 6.2 V below the voltage at the VIN pin. The VCC pin should be bypassed to the VIN pin with at least 1μ F of ceramic capacitance connected as close as possible to the IC.



Feature Description (continued)

8.3.8 External Parallel FET PWM Dimming




Figure 26. Ideal LED Current i_{LED}(t) During Parallel FET Dimming

Any buck topology LED driver is a good candidate for parallel FET dimming because high slew rates are achievable, due to the fact that no output capacitance is required. This allows for much higher dimming frequencies than are achievable using the EN pin. When using external parallel FET dimming, a situation can arise where maximum off-time occurs due to a shorted output. To mitigate this situation, a secondary voltage (V_{DD}) should be used as shown in Figure 27.




Figure 27. External Parallel FET Dimming Circuit

A small diode is connected in series with the off time resistor calculated for nominal operation from the output, R_{OFF1} . Then connect a small diode from the secondary voltage along with another resistor, R_{OFF2} . The secondary voltage can be any voltage as long as it is greater than 2V. The value of ROFF2 can be calculated using Equation 16.

$$R_{OFF2} = \frac{R_{OFF1} \times V_{DD}}{I_{LED} \times R_{DS(on)}}$$
(16)

The ideal LED current waveform $i_{LED}(t)$ during parallel FET PWM dimming is very similar to the EN pin PWM dimming shown previously. The LED current does not rise and fall infinitely fast as shown in Figure 26 however with this method, only the speed of the parallel Dim FET ultimately limits the dimming frequency and dimming duty cycle. This allows for much faster PWM dimming than can be attained with the EN pin.

Copyright © 2009–2016, Texas Instruments Incorporated



8.4 Device Functional Modes

8.4.1 Low-Power Shutdown

The LM3409/09HV can be placed into a low-power shutdown (typically 110 μ A) by grounding the EN terminal (any voltage below 0.5 V) until V_{CC} drops below the V_{CC} UVLO threshold (typically 3.73 V). During normal operation this terminal should be tied to a voltage above 1.74 V and below absolute maximum input voltage rating.

8.4.2 Thermal Shutdown

Internal thermal shutdown circuitry is provided to protect the IC in the event that the maximum junction temperature is exceeded. The threshold for thermal shutdown is 160°C with 15°C of hysteresis (both values typical). During thermal shutdown the PFET and driver are disabled.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Input Undervoltage Lockout (UVLO)

Undervoltage lockout is set with a resistor divider from V_{IN} to GND and is compared against a 1.24V threshold as shown in Figure 28. Once the input voltage is above the preset UVLO rising threshold (and assuming the part is enabled), the internal circuitry becomes active and a 22µA current source at the UVLO pin is turned on. This extra current provides hysteresis to create a lower UVLO falling threshold. The resistor divider is chosen to set both the UVLO rising and falling thresholds.




Figure 28. UVLO Circuit

The turn-on threshold (V_{TURN-ON}) is defined as follows:

$$V_{\text{TURN-ON}} = \frac{1.24 \text{V} \, \text{x} \, \left(\text{R}_{\text{UV1}} + \text{R}_{\text{UV2}} \right)}{\text{R}_{\text{UV1}}} \tag{17}$$

The hysteresis (V_{HYS}) is defined as follows:

$$V_{\rm HYS} = R_{\rm UV2} \, x \, 22 \, \mu A \tag{18}$$

9.1.2 Operation Near Dropout

Because the power MOSFET is a PFET, the LM3409/09HV can be operated into dropout which occurs when the input voltage is approximately equal to output voltage. Once the input voltage drops below the nominal output voltage, the switch remains constantly on (D=1) causing the output voltage to decrease with the input voltage. In normal operation, the average LED current is regulated to the peak current threshold minus half of the ripple. As the converter goes into dropout, the LED current is exactly at the peak current threshold because it is no longer switching. This causes the LED current to increase by half of the set ripple current as it makes the transition into dropout. Therefore, the inductor current ripple should be kept as small as possible (while remaining above the previously established minimum) and output capacitance should be added to help maintain good line regulation when approaching dropout.

Copyright © 2009–2016, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

Application Information (continued)

9.1.3 LED Ripple Current

Selection of the ripple current through the LED array is analogous to the selection of output ripple voltage in a standard voltage regulator. Where the output voltage ripple in a voltage regulator is commonly ±1% to ±5% of the DC output voltage, LED manufacturers generally recommend values for Δi_{LED-PP} ranging from ±5% to ±20% of I_{LED} . For a nominal system operating point, a larger Δi_{LED-PP} specification can reduce the necessary inductor size and/or allow for smaller output capacitors (or no output capacitors at all) which helps to minimize the total solution size and cost. On the other hand, a smaller Δi_{LED-PP} specification would require more output inductance, a higher switching frequency, or additional output capacitance.

9.1.4 Buck Converters without Output Capacitors

Because current is being regulated, not voltage, a buck current regulator is free of load current transients, therefore output capacitance is not needed to supply the load and maintain output voltage. This is very helpful when high frequency PWM dimming the LED load. When no output capacitor is used, the same design equations that govern Δi_{L-PP} also apply to Δi_{L-PP} .

9.1.5 Buck Converters With Output Capacitors

A capacitor placed in parallel with the LED load can be used to reduce Δi_{LED-PP} while keeping the same average current through both the inductor and the LED array. With an output capacitor, the inductance can be lowered, making the magnetics smaller and less expensive. Alternatively, the circuit can be run at lower frequency with the same inductor value, improving the efficiency and increasing the maximum allowable average output voltage. A parallel output capacitor is also useful in applications where the inductor or input voltage tolerance is poor. Adding a capacitor that reduces Δi_{LED-PP} to well below the target provides headroom for changes in inductance or V_{IN} that might otherwise push the maximum Δi_{LED-PP} too high.




Figure 29. Calculating Dynamic Resistance r_D

Output capacitance (C_O) is determined knowing the desired Δi_{LED-PP} and the LED dynamic resistance (r_D). r_D can be calculated as the slope of the LED's exponential DC characteristic at the nominal operating point as shown in Figure 29. Simply dividing the forward voltage by the forward current at the nominal operating point will give an incorrect value that is 5x to 10x too high. Total dynamic resistance for a string of n LEDs connected in series can be calculated as the r_D of one device multiplied by n. The following equations can then be used to estimate Δi_{LED-PP} when using a parallel capacitor:

$$\Delta i_{LED-PP} = \frac{\Delta i_{L-PP}}{1 + \frac{r_D}{Z_C}}$$

$$Z_C = \frac{1}{2 \, x \, \pi \, x \, f_{SW} \, x \, C_O}$$
(19)
(20)

20 Submit Documentation Feedback

Copyright © 2009–2016, Texas Instruments Incorporated



Application Information (continued)

In general, Z_C should be at least half of r_D to effectively reduce the ripple. Ceramic capacitors are the best choice for the output capacitors due to their high ripple current rating, low ESR, low cost, and small size compared to other types. When selecting a ceramic capacitor, special attention must be paid to the operating conditions of the application. Ceramic capacitors can lose one-half or more of their capacitance at their rated DC voltage bias and also lose capacitance with extremes in temperature. Make sure to check any recommended de-ratings and also verify if there is any significant change in capacitance at the operating voltage and temperature.

9.1.6 Output Overvoltage Protection

Because the LM3409/09HV controls a buck current regulator, there is no inherent need to provide output overvoltage protection. If the LED load is opened, the output voltage will only rise as high as the input voltage plus any ringing due to the parasitic inductance and capacitance present at the output node. If a ceramic output capacitor is used in the application, it should have a minimum rating equal to the input voltage. Ringing seen at the output node should not damage most ceramic capacitors, due to their high ripple current rating.

9.1.7 Input Capacitors

Input capacitors are selected using requirements for minimum capacitance and RMS ripple current. The PFET current during t_{ON} is approximately I_{LED} , therefore the input capacitors discharge the difference between I_{LED} and the average input current (I_{IN}) during t_{ON} . During t_{OFF} , the input voltage source charges up the input capacitors with I_{IN} . The minimum input capacitance (C_{IN-MIN}) is selected using the maximum input voltage ripple (Δv_{IN-MAX}) which can be tolerated. Δv_{IN-MAX} is equal to the change in voltage across C_{IN} during t_{ON} when it supplies the load current. A good starting point for selection of C_{IN} is to use Δv_{IN-MAX} of 2% to 10% of V_{IN} . C_{IN-MIN} can be selected as follows:

$$C_{\text{IN-MIN}} = \frac{I_{\text{LED}} \times t_{\text{ON}}}{\Delta V_{\text{IN-MAX}}} = \frac{I_{\text{LED}} \times \left(\frac{1}{f_{\text{SW}}} - t_{\text{OFF}}\right)}{\Delta V_{\text{IN-MAX}}}$$
(21)

An input capacitance at least 75% greater than the calculated C_{IN-MIN} value is recommended. To determine the RMS input current rating (I_{IN-RMS}) the following approximation can be used:

$$I_{\text{IN-RMS}} = I_{\text{LED}} \times \sqrt{D \times (1 - D)} = I_{\text{LED}} \times f_{\text{SW}} \times \sqrt{t_{\text{ON}} \times t_{\text{OFF}}}$$
(22)

Because this approximation assumes there is no inductor ripple current, the value should be increased by 10-30% depending on the amount of ripple that is expected. Ceramic capacitors are the best choice for input capacitors for the same reasons mentioned in the *Buck Converters With Output Capacitors* section. Careful selection of the capacitor requires checking capacitance ratings at the nominal operating voltage and temperature.

9.1.8 P-Channel MOSFET (PFET)

The LM3409/09HV requires an external PFET (Q1) as the main power MOSFET for the switching regulator. Q1 should have a voltage rating at least 15% higher than the maximum input voltage to ensure safe operation during the ringing of the switch node. In practice all switching converters have some ringing at the switch node due to the diode parasitic capacitance and the lead inductance. The PFET should also have a current rating at least 10% higher than the average transistor current (I_T):

$$I_{T} = D \times I_{LED}$$

The power rating is verified by calculating the power loss (P_T) using the RMS transistor current (I_{T-RMS}) and the PFET on-resistance (R_{DS-ON}):

$I_{T-RMS} = I_{LED} x \left(D x \left(1 + \frac{1}{12} x \left(\frac{\Delta i_{L-PP}}{I_{LED}} \right)^2 \right) \right)$	(24)
	(24)
$P_{T} = I_{T-RMS}^{2} X R_{DSON}$	(25)

(23)

Application Information (continued)

It is important to consider the gate charge of Q1. As the input voltage increases from a nominal voltage to its maximum input voltage, the COFT architecture will naturally increase the switching frequency. The dominant switching losses are determined by input voltage, switching frequency, and PFET total gate charge (Q_a). The LM3409/09HV must provide and remove charge Q_g from the input capacitance of Q1 to turn it on and off. This occurs more often at higher switching frequencies which requires more current from the internal regulator, thereby increasing internal power dissipation and eventually causing the LM3409/09HV to thermally cycle. For a given range of operating points the only effective way to reduce these switching losses is to minimize Q_{q} .

A good rule of thumb is to limit Q_g < 30nC (if the switching frequency remains below 300kHz for the entire operating range then a larger Q_g can be considered). If a PFET with small R_{DS-ON} and a high voltage rating is required, there may be no choice but to use a PFET with $Q_q > 30nC$.

When using a PFET with $Q_a > 30nC$, the bypass capacitor (C_F) should not be connected to the VIN pin. This will ensure that peak current detection through R_{SNS} is not affected by the charging of the PFET input capacitance during switching, which can cause false triggering of the peak detection comparator. Instead, C_F should be connected from the VCC pin to the CSN pin which will cause a small DC offset in V_{CST} and ultimately I_{LED}, however it avoids the problematic false triggering.

In general, the PFET should be chosen to meet the Q_g specification whenever possible, while minimizing R_{DS-ON}. This will minimize power losses while ensuring the part functions correctly over the full operating range.

9.1.9 Re-Circulating Diode

A re-circulating diode (D1) is required to carry the inductor current during t_{OFF}. The most efficient choice for D1 is a Schottky diode due to low forward voltage drop and near-zero reverse recovery time. Similar to Q1, D1 must have a voltage rating at least 15% higher than the maximum input voltage to ensure safe operation during the ringing of the switch node and a current rating at least 10% higher than the average diode current (I_{D}) :

$$I_{D} = (1 - D) \times I_{LED}$$

The power rating is verified by calculating the power loss through the diode. This is accomplished by checking the typical diode forward voltage (V_D) from the I-V curve on the product data sheet and calculating as follows:

 $P_D = I_D \times V_D$

In general, higher current diodes have a lower V_D and come in better performing packages minimizing both power losses and temperature rise.

(26)

(27)



9.2 Typical Applications

9.2.1 EN PIN PWM Dimming Application for 10 LEDs




Figure 30. EN PIN PWM Dimming Application for 10 LEDs Schematic

9.2.1.1 Design Requirements

$$\begin{split} f_{SW} &= 525 \text{ kHz} \\ V_{IN} &= 48 \text{ V}; \text{ } V_{IN-MAX} = 75 \text{ V} \\ V_O &= 35 \text{ V} \\ I_{LED} &= 2 \text{ A} \\ \Delta i_{LED-PP} &= \Delta i_{L-PP} = 1 \text{ A} \\ \Delta v_{IN-PP} &= 1.44 \text{ V} \\ V_{TURN-ON} &= 10 \text{ V}; \text{ } V_{HYS} = 1.1 \text{ V} \\ \eta &= 0.95 \end{split}$$

9.2.1.2 Detailed Design Procedure

	Ū										
QTY	PART ID	PART VALUE	MANUFACTURER	PART NUMBER							
1	LM3409HV/LM3409QHV	Buck controller	ТІ	LM3409HVMY/LM3409QHVMY							
2	C _{IN1} , C _{IN2}	2 µF X7R 10% 100 V	MURATA	GRM43ER72A225KA01L							
1	C _F	1 µF X7R 10% 16 V	TDK	C1608X7R1C105K							
1	C _{OFF}	470 pF X7R 10% 50 V	TDK	C1608X7R1H471K							
1	Q1	PMOS 100 V 3.8 A	ZETEX	ZXMP10A18KTC							
1	D1	Schottky 100 V 3 A	VISHAY	SS3H10-E3/57T							
1	L1	15 µH 20% 4.2 A	TDK	SLF12565T-150M4R2							

Table 1. Design 1 Bill of Materials

Copyright © 2009–2016, Texas Instruments Incorporated

Typical Applications (continued)

QTY	PART ID	PART VALUE	MANUFACTURER	PART NUMBER
1	R _{OFF}	24.9 kΩ 1%	VISHAY	CRCW060324K9FKEA
1	R _{UV1}	6.98 kΩ 1%	VISHAY	CRCW06036K98FKEA
1	R _{UV2}	49.9 kΩ 1%	VISHAY	CRCW060349K9FKEA
1	R _{SNS}	0.1 Ω 1% 1W	VISHAY	WSL2512R1000FEA

Table 1. Design 1 Bill of Materials (continued)

9.2.1.2.1 Nominal Switching Frequency

Assume C_{OFF} = 470 pF and η = 0.95. Solve for R_{OFF} :

$$R_{OFF} = \frac{-\left(1 - \frac{V_{O}}{\eta \times V_{IN}}\right)}{(C_{OFF} + 20 \text{ pF}) \times f_{SW} \times \ln\left(1 - \frac{1.24V}{V_{O}}\right)}$$
$$R_{OFF} = \frac{-\left(1 - \frac{35V}{0.95 \times 48V}\right)}{490 \text{ pF} \times 525 \text{ kHz} \times \ln\left(1 - \frac{1.24V}{35V}\right)} = 25.1 \text{ k}\Omega$$
(28)

The closest 1% tolerance resistor is 24.9 k Ω ; therefore, the actual t_{OFF} and target f_{SW} are:

$$t_{OFF} = -(C_{OFF} + 20 \text{ pF}) \times R_{OFF} \times \ln\left(1 - \frac{1.24V}{V_0}\right)$$

$$t_{OFF} = -490 \text{ pF} \times 24.9 \text{ k}\Omega \times \ln\left(1 - \frac{1.24V}{35V}\right) = 440 \text{ ns}$$

(29)

$$f_{SW} = \frac{1 \cdot \left(\frac{V_0}{\eta \times V_{IN}}\right)}{t_{OFF}} = \frac{1 \cdot \left(\frac{35V}{0.95 \times 48V}\right)}{440 \text{ ns}} = 528 \text{ kHz}$$
(30)

The chosen components from step 1 are:

$$C_{OFF} = 470 \text{ pF}$$

$$R_{OFF} = 24.9 \text{ k}\Omega$$
(31)

9.2.1.2.2 Inductor Ripple Current

Solve for L1:

$$L1 = \frac{V_{O} \times t_{OFF}}{\Delta i_{L-PP}} = \frac{35V \times 440 \,\text{ns}}{1A} = 15.4 \,\mu\text{H}$$
(32)

The closest standard inductor value is 15 μ H therefore the actual Δi_{L-PP} is:

$$\Delta i_{L-PP} = \frac{V_O \times t_{OFF}}{L1} = \frac{35V \times 440 \,\text{ns}}{15 \,\mu\text{H}} = 1.027\text{A}$$
(33)

The chosen component from step 2 is:

$$L1 = 15 \,\mu\text{H} \tag{34}$$



9.2.1.2.3 Average LED Current

Determine I_{L-MAX}:

$$I_{L-MAX} = I_{LED} + \frac{\Delta i_{L-PP}}{2} = 2A + \frac{1.027A}{2} = 2.51A$$
(35)

Assume V_{ADJ} = 1.24 V and solve for R_{SNS} :

$$R_{SNS} = \frac{V_{ADJ}}{5 \times I_{L-MAX}} = \frac{1.24V}{5 \times 2.51A} = 0.099\Omega$$
(36)

The closest 1% tolerance resistor is 0.1 Ω therefore the I_{LED} is:

$$I_{LED} = \frac{V_{ADJ}}{5 \times R_{SNS}} - \frac{\Delta i_{L-PP}}{2}$$

$$I_{LED} = \frac{1.24V}{5 \times 0.099\Omega} - \frac{1.027A}{2} = 1.97A$$
(37)

The chosen component from step 3 is:

$$\mathsf{R}_{\mathsf{SNS}} = 0.1\Omega \tag{38}$$

9.2.1.2.4 Output Capacitance

No output capacitance is necessary.

9.2.1.2.5 Input Capacitance

Determine t_{ON}:

$$t_{ON} = \frac{1}{f_{SW}} - t_{OFF} = \frac{1}{528 \text{ kHz}} - 440 \text{ ns} = 1.45 \mu \text{s}$$
(39)

Solve for C_{IN-MIN}:

$$C_{\text{IN-MIN}} = \frac{I_{\text{LED}} \times t_{\text{ON}}}{\Delta V_{\text{IN-PP}}} = \frac{1.97A \times 1.45 \,\mu\text{s}}{1.44V} = 1.98 \,\mu\text{F}$$
(40)

Choose C_{IN}:

$$C_{\rm IN} = C_{\rm IN-MIN} \times 2 = 3.96 \,\mu\text{F} \tag{41}$$

Determine I_{IN-RMS}:

$$I_{\text{IN-RMS}} = I_{\text{LED}} \times f_{\text{SW}} \times \sqrt{t_{\text{ON}} \times t_{\text{OFF}}}$$

$$I_{\text{IN-RMS}} = 1.97 \text{ X} 528 \text{ KHz} \text{ X} \sqrt{1.45 \,\mu\text{S} \text{ X} 440 \,\text{HS}} = 831 \,\text{MA}$$
(42)

The chosen components from step 5 are:

$$C_{\rm IN1} = C_{\rm IN2} = 2.2 \,\,\mu\text{F} \tag{43}$$

9.2.1.2.6 PFET

Determine minimum Q1 voltage rating and current rating:

$$V_{\text{T-MAX}} = V_{\text{IN-MAX}} = 75V \tag{44}$$

$$I_{T} = D \times I_{LED} = \frac{V_{O} \times I_{LED}}{V_{IN} \times \eta} = \frac{35V \times 1.97A}{48V \times 0.95} = 1.51A$$
(45)

A 100 V, 3.8 A PFET is chosen with R_{DS-ON} = 19 0m Ω and Q_g = 20 nC. Determine I_{T-RMS} and P_T:

$$I_{\text{T-RMS}} = I_{\text{LED}} x \sqrt{D x \left(1 + \frac{1}{12} x \left(\frac{\Delta i_{\text{L-PP}}}{I_{\text{LED}}}\right)^2\right)}$$
$$I_{\text{T-RMS}} = 1.97A x \sqrt{\frac{35V}{48V x \, 0.95} x \left(1 + \frac{1}{12} x \left(\frac{1.027A}{1.97A}\right)^2\right)}$$

$$I_{T-RMS} = 1.74A$$
 (46)

$$P_{\rm T} = I_{\rm T-RMS}^2 x R_{\rm DSON} = 1.74 A^2 x 190 \,\mathrm{m}\Omega = 577 \,\mathrm{mW}$$
(47)

The chosen component from step 6 is:

$$Q1 \rightarrow 3.8A, 100V, DPAK$$
(48)

9.2.1.2.7 Diode

Determine minimum D1 voltage rating and current rating:

$$V_{\text{D-MAX}} = V_{\text{IN-MAX}} = 75V \tag{49}$$

$$I_{D} = (1-D) \times I_{LED} = \left(1 - \frac{v_{O}}{V_{IN} \times \eta}\right) \times I_{LED}$$

$$I_{D} = \left(1 - \frac{35V}{48V \times 0.95}\right) \times 1.97A = 457 \text{ mA}$$
(50)

A 100-V, 3-A diode is chosen with $V_D = 750$ mV. Determine P_D :

 $P_{D} = I_{D} \times V_{D} = 457 \text{ mA} \times 750 \text{ mV} = 343 \text{ mW}$

The chosen component from step 7 is:

$$D1 \rightarrow 3A, 100V, SMC$$
 (52)

9.2.1.2.8 Input UVLO

Solve for R_{UV2}:

$$R_{UV2} = \frac{V_{HYS}}{22\,\mu\text{A}} = \frac{1.1\text{V}}{22\,\mu\text{A}} = 50\,\text{k}\Omega$$
(53)

The closest 1% tolerance resistor is 49.9 k Ω therefore V_{HYS} is:

$$V_{HYS} = R_{UV2} \times 22 \,\mu A = 49.9 \,k\Omega \times 22 \,\mu A = 1.1V$$
(54)

Solve for R_{UV1}:

$$R_{UV1} = \frac{1.24V \times R_{UV2}}{V_{TURN-ON} - 1.24V} = \frac{1.24V \times 49.9 \,\text{k}\Omega}{10V - 1.24V} = 7.06 \,\text{k}\Omega$$
(55)

The closest 1% tolerance resistor is 6.98 k Ω therefore V_{TURN-ON} is:

.

$$V_{\text{TURN-ON}} = \frac{1.24 \text{V} \text{x} (\text{R}_{\text{UV1}} + \text{R}_{\text{UV2}})}{\text{R}_{\text{UV1}}}$$
$$V_{\text{TURN-ON}} = \frac{1.24 \text{V} \text{x} (6.98 \text{k}\Omega + 49.9 \text{k}\Omega)}{6.98 \text{k}\Omega} = 10.1 \text{V}$$

(56)

(51)

Copyright © 2009-2016, Texas Instruments Incorporated



The chosen components from step 8 are:

$$R_{\rm UV1} = 6.98 \, \rm k\Omega$$
$$R_{\rm UV2} = 49.9 \, \rm k\Omega$$

9.2.1.2.9 IADJ Connection Method

The IADJ pin is left open forcing $V_{ADJ} = 1.24$ V.

9.2.1.2.10 PWM Dimming Method

PWM dimming signal pair is applied to the EN pin and GND at $f_{DIM} = 1 \text{ kHz}$.

9.2.1.3 Application Curve

Figure 31 shows the LED current versus EN pin PWM duty cycle for the application.





Figure 31. EN Pin PWM Dimming

(57)



9.2.2 Analog Dimming Application for 4 LEDs



9.2.2.1 Design Requirements

$$\begin{split} f_{SW} &= 500 \text{ kHz} \\ V_{IN} &= 24 \text{ V}; \text{ } V_{IN-MAX} = 42 \text{ V} \\ V_{O} &= 14 \text{ V} \\ I_{LED} &= 1 \text{ A} \\ \Delta i_{L-PP} &= 450 \text{ mA}; \text{ } \Delta i_{LED-PP} = 50 \text{ mA} \\ \Delta v_{IN-PP} &= 1 \text{ V} \\ V_{TURN-ON} &= 10 \text{ V}; \text{ } V_{HYS} = 1.1 \text{ V} \\ \eta &= 0.90 \end{split}$$

9.2.2.2 Detailed Design Procedure

QTY	PART ID	PART VALUE	MANUFACTURER	PART NUMBER
1	LM3409/LM3409Q	Buck controller	ТІ	LM3409MY/LM3409QMY
2	C _{IN1}	4.7-µF X7R 10% 50 V	MURATA	GRM55ER71H475MA01L
1	C _F	1-µF X7R 10% 16 V	TDK	C1608X7R1C105K
1	C _{F2}	0.1-µF X7R 10% 16 V	TDK	C1608X7R1C104K
1	C _{OFF}	470-pF X7R 10% 50 V	TDK	C1608X7R1H471K
1	Co	2.2-µF X7R 10% 50 V	MURATA	GRM43ER71H225MA01L
1	Q1	PMOS 70 V 5.7 A	ZETEX	ZXMP7A17KTC
1	D1	Schottky 60 V 5 A	COMCHIP	CDBC560-G
1	L1	22 µH 20% 4.2 A	TDK	SLF12575T-220M4R0
1	R _{F2}	1 kΩ 1%	VISHAY	CRCW06031K00FKEA



SNVS602L-MARCH 2009-REVISED JUNE 2016

(58)

QTY	PART ID	PART VALUE	MANUFACTURER	PART NUMBER								
1	R _{OFF}	15.4 kΩ 1%	VISHAY	CRCW060315K4FKEA								
1	R _{UV1}	6.98 kΩ 1%	VISHAY	CRCW06036K98FKEA								
1	R _{UV2}	49.9 kΩ 1%	VISHAY	CRCW060349K9FKEA								
1	R _{SNS}	0.2 Ω 1% 1W	VISHAY	WSL2512R2000FEA								

Table 2. Design 2 Bill of Materials (continued)

9.2.2.2.1 Nominal Switching Frequency

Assume
$$C_{OFF}$$
 = 470 pF and η = 0.90. Solve for R_{OFF} :

$$R_{OFF} = \frac{-\left(1 - \frac{V_{O}}{\eta \times V_{IN}}\right)}{C_{OFF} + 20 \text{ pFx } f_{SW} \times \ln\left(1 - \frac{1.24V}{V_{O}}\right)}$$
$$R_{OFF} = \frac{-\left(1 - \frac{14V}{0.90 \times 24V}\right)}{490 \text{ pFx } 500 \text{ kHz } x \ln\left(1 - \frac{1.24V}{14V}\right)} = 15.5 \text{ k}\Omega$$

The closest 1% tolerance resistor is 15.4 kΩ; therefore, the actual t_{OFF} and target f_{SW} are:

$$t_{OFF} = -(C_{OFF} + 20 \text{ pF}) \times R_{OFF} \times \ln\left(1 - \frac{1.24V}{V_0}\right)$$

$$t_{OFF} = -490 \text{ pF} \times 15.4 \text{ k}\Omega \times \ln\left(1 - \frac{1.24V}{14V}\right) = 700 \text{ ns}$$

$$f_{SW} = \frac{1 - \left(\frac{V_0}{\eta \times V_{IN}}\right)}{t_{OFF}} = \frac{1 - \left(\frac{14V}{0.90 \times 24V}\right)}{700 \text{ ns}} = 503 \text{ kHz}$$
(60)

The chosen components from step 1 are:

$$C_{OFF} = 470 \,\text{pF}$$

$$R_{OFF} = 15.4 \,\text{k}\Omega$$
(61)

9.2.2.2.2 Inductor Ripple Current

Solve for L1:

$$L1 = \frac{V_{O} \times t_{OFF}}{\Delta i_{L-PP}} = \frac{14V \times 700 \text{ ns}}{450 \text{ mA}} = 21.8 \,\mu\text{H}$$
(62)

The closest standard inductor value is 22 μ H; therefore, the actual Δi_{L-PP} is:

$$\Delta i_{L-PP} = \frac{V_0 \times t_{OFF}}{L1} = \frac{14V \times 700 \,\text{ns}}{22 \,\mu\text{H}} = 445 \,\text{mA}$$
(63)

The chosen component from step 2 is:

$$L1 = 22 \,\mu H$$
 (64)

Copyright © 2009–2016, Texas Instruments Incorporated

SNVS602L-MARCH 2009-REVISED JUNE 2016

9.2.2.2.3 Average LED Current

Determine I_{L-MAX} :

$$I_{L-MAX} = I_{LED} + \frac{\Delta i_{L-PP}}{2} = 1A + \frac{445 \text{ mA}}{2} = 1.22A$$
(65)

Assume V_{ADJ} = 1.24 V and solve for R_{SNS} :

$$R_{SNS} = \frac{V_{ADJ}}{5 \, x \, I_{L-MAX}} = \frac{1.24 V}{5 \, x \, 1.22 A} = 0.203 \Omega \tag{66}$$

The closest 1% tolerance resistor is 0.2 Ω therefore I_{LED} is:

$$I_{LED} = \frac{V_{ADJ}}{5 \, x \, R_{SNS}} - \frac{\Delta i_{L-PP}}{2} = \frac{1.24V}{5 \, x \, 0.2\Omega} - \frac{445 \, \text{mA}}{2} = 1.02 \text{A}$$
(67)

The chosen component from step 3 is:

$$\mathsf{R}_{\mathsf{SNS}} = 0.2\Omega \tag{68}$$

9.2.2.2.4 Output Capacitance

Assume $r_D = 2 \Omega$ and determine Z_C :

$$Z_{\rm C} = \frac{r_{\rm D} \, x \, \Delta i_{\rm LED-PP}}{\Delta i_{\rm L-PP} - \Delta i_{\rm LED-PP}} = \frac{2\Omega \, x \, 50 \, \text{mA}}{450 \, \text{mA} - 50 \, \text{mA}} = 250 \, \text{m}\Omega$$
(69)

Solve for $C_{\text{O-MIN}}$ and :

$$C_{O-MIN} = \frac{1}{2 \, x \, \pi \, x \, f_{SW} \, x \, Z_C}$$

$$C_{O-MIN} = \frac{1}{2 \, x \, \pi \, x \, 503 \, \text{kHz} \, x \, 250 \, \text{m}\Omega} = 1.27 \, \mu\text{F}$$
(70)

Choose C_O:

$$C_{\rm O} = C_{\rm O-MIN} \, x \, 1.75 = 2.2 \, \mu \text{F} \tag{71}$$

The chosen component from step 5 is:

$$C_{\rm O} = 2.2 \ \mu \mathsf{F} \tag{72}$$

9.2.2.2.5 Input Capacitance

Determine t_{ON}:

$$t_{ON} = \frac{1}{f_{SW}} - t_{OFF} = \frac{1}{503 \text{ kHz}} - 700 \text{ ns} = 1.29 \,\mu\text{s}$$
(73)

Solve for C_{IN-MIN}:

$$C_{\rm IN-MIN} = \frac{I_{\rm LED} \times t_{\rm ON}}{\Delta V_{\rm IN-PP}} = \frac{1.02A \times 1.29 \,\mu s}{720 \,\rm mV} = 1.82 \,\mu F$$
(74)

Choose C_{IN}:

$$C_{IN} = C_{IN-MIN} \times 2 = 3.64 \,\mu\text{F}$$
(75)

Determine I_{IN-RMS}:

Copyright © 2009–2016, Texas Instruments Incorporated

www.ti.com



$$I_{\text{IN-RMS}} = I_{\text{LED}} \times f_{\text{SW}} \times \sqrt{t_{\text{ON}} \times t_{\text{OFF}}}$$
$$I_{\text{IN-RMS}} = 1.02\text{A} \times 503 \text{ kHz} \times \sqrt{1.29 \,\mu\text{s} \times 700 \,\text{ns}} = 486 \,\text{mA}$$
(76)

The chosen component from step 5 is:

$$C_{IN} = 4.7 \,\mu\text{F}$$
 (77)

9.2.2.2.6 PFET

Determine minimum Q1 voltage rating and current rating:

$$V_{\text{T-MAX}} = V_{\text{IN-MAX}} = 42V \tag{78}$$

$$I_{T} = D \times I_{LED} = \frac{V_{O} \times I_{LED}}{V_{IN} \times \eta} = \frac{14V \times 1.02A}{24V \times 0.90} = 660 \text{ mA}$$
(79)

A 70V, 5.7 A PFET is chosen with R_{DS-ON} = 190 m Ω and Q_g = 20 nC. Determine I_{T-RMS} and P_T :

$$I_{\text{T-RMS}} = I_{\text{LED}} x \sqrt{D x \left(1 + \frac{1}{12} x \left(\frac{\Delta i_{\text{L-PP}}}{I_{\text{LED}}}\right)^2\right)}$$
$$I_{\text{T-RMS}} = 1.02A x \sqrt{\frac{14V}{24V x 0.90} x \left(1 + \frac{1}{12} x \left(\frac{445 \text{ mA}}{1.02A}\right)^2\right)}$$

 $I_{T-RMS} = 830 \text{ mA}$

$$P_{\rm T} = I_{\rm T-RMS}^{2} x R_{\rm DSON} = 830 \,\text{mA}^{2} \,x190 \,\text{m}\Omega = 129 \,\text{mW}$$
(81)

The chosen component from step 6 is:

$$Q1 \rightarrow 5.7A, 70V, DPAK$$
 (82)

9.2.2.2.7 Diode

Determine minimum D1 voltage rating and current rating:

 $V_{D-MAX} = V_{IN-MAX} = 42V$ (83) $I_{D} = (1 - D) \times I_{LED} = \left(1 - \frac{V_{O}}{V_{IN} \times \eta}\right) \times I_{LED}$ $I_D = \left(1 - \frac{14V}{24V \times 0.90}\right) \times 1.02A = 358 \text{ mA}$

A 60 V, 5 A diode is chosen with $V_D = 750$ mV. Determine P_D :

$$P_D = I_D \times V_D = 358 \,\text{mA} \times 750 \,\text{mV} = 268 \,\text{mW}$$
 (85)

The chosen component from step 7 is:

$$D1 \rightarrow 5A,60V, SMC$$
 (86)

9.2.2.2.8 Input UVLO

Solve for R_{UV2}:

$$R_{UV2} = \frac{V_{HYS}}{22 \,\mu A} = \frac{1.1 V}{22 \,\mu A} = 50 \,k\Omega$$

(87)

(84)

(80)

Copyright © 2009-2016, Texas Instruments Incorporated

Submit Documentation Feedback 31



(89)

LM3409, LM3409-Q1, LM3409HV, LM3409HV-Q1 SNVS602L-MARCH 2009-REVISED JUNE 2016

The closest 1% tolerance resistor is 49.9 k Ω therefore V_{HYS} is:

$$V_{HYS} = R_{UV2} \times 22 \,\mu A = 49.9 \,k\Omega \times 22 \,\mu A = 1.1V$$
(88)

Solve for R_{UV1} :

$$R_{UV1} = \frac{1.24V \times R_{UV2}}{V_{TURN-ON} - 1.24V} = \frac{1.24V \times 49.9 \,k\Omega}{10V - 1.24V} = 7.06 \,k\Omega$$

The closest 1% tolerance resistor is 6.98 k Ω therefore V_{TURN-ON} is:

$$V_{\text{TURN-ON}} = \frac{1.24 \text{V} \times (\text{R}_{\text{UV1}} + \text{R}_{\text{UV2}})}{\text{R}_{\text{UV1}}}$$
$$V_{\text{TURN-ON}} = \frac{1.24 \text{V} \times (6.98 \text{ k}\Omega + 49.9 \text{ k}\Omega)}{6.98 \text{ k}\Omega} = 10.1 \text{V}$$
(90)

The chosen components from step 8 are:

$$R_{UV1} = 6.98 \, k\Omega$$

$$R_{UV2} = 49.9 \, k\Omega$$
(91)

9.2.2.2.9 IADJ Connection Method

The IADJ pin is connected to an external voltage source and varied from 0 - 1.24 V to dim. An RC filter (R_{F2} = 1 k Ω and C_{F2} = 0.1 µF) is used as recommended.

9.2.2.2.10 PWM Dimming Method

No PWM dimming is necessary.

9.2.2.3 Application Curve

Figure 32 shows the LED current versus IADJ voltage for the application.





Figure 32. Analog Dimming Profile



9.2.3 LM3409 Buck Converter Application





9.2.3.1 Design Requirements

Nominal input voltage: VIN

Maximum input voltage: VIN-MAX

Nominal output voltage (number of LEDs x forward voltage): Vo

LED string dynamic resistance: r_D

Switching frequency (at nominal V_{IN} , V_O): f_{SW}

Average LED current: I_{LED}

Inductor current ripple: Δi_{L-PP}

LED current ripple: Δi_{LED-PP}

Input voltage ripple: Δv_{IN-PP}

UVLO characteristics: $V_{\text{TURN-ON}}$ and V_{HYS}

Expected efficiency: η

9.2.3.2 Detailed Design Procedure

9.2.3.2.1 Nominal Switching Frequency

Calculate switching frequency (f_{SW}) at the nominal operating point (V_{IN} and V_O). Assume a C_{OFF} value (from 470 pF to 1 nF) and a system efficiency (η). Solve for R_{OFF} :

Copyright © 2009–2016, Texas Instruments Incorporated



Peak inductor current is detected across the sense resistor (R_{SNS}). In most cases, assume the maximum value $(V_{ADJ} = 1.24 \text{ V})$ at the IADJ pin ar ٧/

$$R_{SNS} = \frac{v_{ADJ}}{5 \times I_{L-MAX}}$$
(95)

If the calculated R_{SNS} is far from a standard value, the beginning of the process can be iterated to choose a new R_{OFF}, L1, and R_{SNS} value that is a closer fit. The easiest way to approach the iterative process is to change the nominal f_{SW} target knowing that the switching frequency varies with operating conditions anyways.

Another method for finding a standard R_{SNS} value is to change the V_{ADJ} value. However, this would require an external voltage source or a resistor from the IADJ pin to GND as explained in the Adjustable Peak Current Control section of this data sheet.

9.2.3.2.4 Output Capacitance

A minimum output capacitance (C_{O-MIN}) may be necessary to reduce Δi_{LED-PP} below Δi_{L-PP} . With the specified Δi_{LED-PP} and the known dynamic resistance (r_D) of the LED string, solve for the required impedance (Z_C) for C_D-MIN:

$$Z_{\rm C} = \frac{r_{\rm D} \, X \, \Delta \dot{i}_{\rm LED-PP}}{\Delta \dot{i}_{\rm L-PP} - \Delta \dot{i}_{\rm LED-PP}} \tag{96}$$

Solve for C_{O-MIN}:

$$C_{O-MIN} = \frac{1}{2 \times \pi \times f_{SW} \times Z_C}$$
(97)

9.2.3.2.5 Input Capacitance

Set the input voltage ripple (Δv_{IN-PP}) by solving for the required minimum capacitance (C_{IN-MIN}):

$$C_{\text{IN-MIN}} = \frac{I_{\text{LED}} \times t_{\text{ON}}}{\Delta V_{\text{IN-PP}}} = \frac{I_{\text{LED}} \times \left(\frac{1}{f_{\text{SW}}} - t_{\text{OFF}}\right)}{\Delta V_{\text{IN-PP}}}$$
(98)

The necessary RMS input current rating (I_{IN-RMS}) is:

(.

$$I_{\text{IN-RMS}} = I_{\text{LED}} \times f_{\text{SW}} \times \sqrt{t_{\text{ON}} \times t_{\text{OFF}}}$$
(99)

34 Submit Documentation Feedback

Product Folder Links: LM3409 LM3409-Q1 LM3409HV LM3409HV-Q1

$$R_{OFF} = \frac{-\left(1 - \frac{V_{O}}{\eta \, x \, V_{IN}}\right)}{(C_{OFF} + 20 \text{ pF}) \, x \, f_{SW} \, x \, ln \left(1 - \frac{1.24V}{V_{O}}\right)}$$

Set the inductor ripple current (Δi_{L-PP}) by solving for the appropriate inductor (L1):

 $L1 = \frac{V_0 \times t_{OFF}}{\Delta i_{L-PP}}$ (93)

9.2.3.2.3 Average LED Current

Set the average LED current (I_{LED}) by first solving for the peak inductor current (I_{L-MAX}):

$$I_{L-MAX} = I_{LED} + \frac{\Delta i_{L-PP}}{2}$$
(94)

www.ti.com

(92)



9.2.3.2.6 PFET

The PFET voltage rating should be at least 15% higher than the maximum input voltage (V_{IN-MAX}) and current rating should be at least 10% higher than the average PFET current (I_T):

$$I_{\rm T} = D \times I_{\rm LED} \tag{100}$$

Given a PFET with on-resistance (R_{DS-ON}), solve for the RMS transistor current (I_{T-RMS}) and power dissipation (P_T):

$$I_{T-RMS} = I_{LED} x \sqrt{D x \left(1 + \frac{1}{12} x \left(\frac{\Delta i_{L-PP}}{I_{LED}}\right)^2\right)}$$
(101)
$$P_T = I_{T-RMS}^2 x R_{DSON}$$
(102)

The Schottky diode needs a voltage rating similar to the PFET. Higher current diodes with a lower forward voltage are suggested. Given a diode with forward voltage (V_D), solve for the average diode current (I_D) and power dissipation (P_D):

$$I_{\rm D} = (1 - {\rm D}) \times I_{\rm LED}$$
 (103)

$$P_{\rm D} = I_{\rm D} \times V_{\rm D} \tag{104}$$

9.2.3.2.8 Input UVLO

Input UVLO is set with the turnon threshold voltage ($V_{TURN-ON}$) and the desired hysteresis (V_{HYS}). To set V_{HYS} , solve for R_{UV2} :

$$R_{UV2} = \frac{V_{HYS}}{22\,\mu\text{A}} \tag{105}$$

To set $V_{TURN-ON}$, solve for R_{UV1} :

$$R_{UV1} = \frac{1.24V \times R_{UV2}}{V_{TURN-ON} - 1.24V}$$
(106)

9.2.3.2.9 IADJ Connection Method

The IADJ pin controls the high-side current sense threshold in three ways outlined in the *Adjustable Peak Current Control* section.

Method 1: Leave IADJ pin open and I_{LED} is calculated as in the *Average LED Current* section of the *Design Guide*.

Method 2: Apply an external voltage (V_{ADJ}) to the IADJ pin from 0 to 1.24 V to analog dim or to reduce I_{LED} as follows:

$$I_{LED} = \frac{V_{ADJ}}{5 \text{ x } R_{SNS}} - \frac{\Delta i_{L-PP}}{2}$$
(107)

Keep in mind that analog dimming will eventually push the converter in to DCM and the inductor current ripple will no longer be constant causing a divergence from linear dimming at low levels.

A 0.1 μ F capacitor connected from the IADJ pin to GND is recommended when using this method. It may also be necessary to have a 1k Ω series resistor with the capacitor to create an RC filter. The filter will help remove high frequency noise created by other connected circuitry.

Method 3: Connect an external resistor or potentiometer to GND (R_{EXT}) and the internal 5 μ A current source will set the voltage. Again, a 0.1 μ F capacitor connected from the IADJ pin to GND is recommended. To set I_{LED}, solve for R_{EXT} :

Copyright © 2009–2016, Texas Instruments Incorporated



$$R_{EXT} = \frac{\left(I_{LED} + \frac{\Delta i_{L-PP}}{2}\right) x R_{SNS}}{1 \mu A}$$

(108)

www.ti.com

9.2.3.2.10 PWM Dimming Method

There are two methods to PWM dim using the LM3409/09HV:

Method 1: Apply an external PWM signal to the EN terminal.

Method 2: Perform external parallel FET shunt dimming as detailed in the *External Parallel FET PWM Dimming* section.



10 Power Supply Recommendations

Any DC output power supply may be used provided it has a high enough voltage and current range for the particular application required.

11 Layout


11.1 Layout Guidelines

The performance of any switching converter depends as much upon the layout of the PCB as the component selection. Following a few simple guidelines will maximimize noise rejection and minimize the generation of EMI within the circuit.

Discontinuous currents are the most likely to generate EMI, therefore take care when routing these paths. The main path for discontinuous current in the LM3409/09HV buck converter contains the input capacitor (C_{IN}), the recirculating diode (D1), the P-channel MOSFET (Q1), and the sense resistor (R_{SNS}). This loop should be kept as small as possible and the connections between all three components should be short and thick to minimize parasitic inductance. In particular, the switch node (where L1, D1 and Q1 connect) should be just large enough to connect the components without excessive heating from the current it carries.

The IADJ, COFF, CSN and CSP pins are all high-impedance control inputs which couple external noise easily, therefore the loops containing these high impedance nodes should be minimized. The most sensitive loop contains the sense resistor (R_{SNS}) which should be placed as close as possible to the CSN and CSP pins to maximize noise rejection. The off-time capacitor (C_{OFF}) should be placed close to the COFF and GND pins for the same reason. Finally, if an external resistor (R_{EXT}) is used to bias the IADJ pin, it should be placed close to the IADJ and GND pins, also.

In some applications the LED or LED array can be far away (several inches or more) from the LM3409/09HV, or on a separate PCB connected by a wiring harness. When an output capacitor is used and the LED array is large or separated from the rest of the converter, the output capacitor should be placed close to the LEDs to reduce the effects of parasitic inductance on the AC impedance of the capacitor.



11.2 Layout Example

Figure 34. Layout Recommendation

TEXAS INSTRUMENTS

www.ti.com

12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LM3409	Click here	Click here	Click here	Click here	Click here
LM3409-Q1	Click here	Click here	Click here	Click here	Click here
LM3409HV	Click here	Click here	Click here	Click here	Click here
LM3409HV-Q1	Click here	Click here	Click here	Click here	Click here

Table 3. Related Links

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

38 Submit Documentation Feedback



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		J			(2)	(6)	(0)		(4,0)	
LM3409HVMY/NOPB	ACTIVE	HVSSOP	DGQ	10	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	SYHB	Samples
LM3409HVMYX/NOPB	ACTIVE	HVSSOP	DGQ	10	3500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	SYHB	Samples
LM3409MY/NOPB	ACTIVE	HVSSOP	DGQ	10	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	SXFB	Samples
LM3409MYX/NOPB	ACTIVE	HVSSOP	DGQ	10	3500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	SXFB	Samples
LM3409N/NOPB	OBSOLETE	PDIP	NFF	14		TBD	Call TI	Call TI		LM3409N	
LM3409QHVMY/NOPB	ACTIVE	HVSSOP	DGQ	10	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	SZEB	Samples
LM3409QHVMYX/NOPB	ACTIVE	HVSSOP	DGQ	10	3500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	SZEB	Samples
LM3409QMY/NOPB	ACTIVE	HVSSOP	DGQ	10	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	SZDB	Samples
LM3409QMYX/NOPB	ACTIVE	HVSSOP	DGQ	10	3500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	SZDB	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM3409, LM3409-Q1, LM3409HV, LM3409HV-Q1 :

• Catalog : LM3409, LM3409HV

• Automotive : LM3409-Q1, LM3409HV-Q1

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects




Texas


STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3409HVMY/NOPB	HVSSOP	DGQ	10	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM3409HVMYX/NOPB	HVSSOP	DGQ	10	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM3409MY/NOPB	HVSSOP	DGQ	10	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM3409MYX/NOPB	HVSSOP	DGQ	10	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM3409QHVMY/NOPB	HVSSOP	DGQ	10	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM3409QHVMYX/NOPB	HVSSOP	DGQ	10	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM3409QMY/NOPB	HVSSOP	DGQ	10	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM3409QMYX/NOPB	HVSSOP	DGQ	10	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

13-May-2024



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3409HVMY/NOPB	HVSSOP	DGQ	10	1000	208.0	191.0	35.0
LM3409HVMYX/NOPB	HVSSOP	DGQ	10	3500	356.0	356.0	36.0
LM3409MY/NOPB	HVSSOP	DGQ	10	1000	208.0	191.0	35.0
LM3409MYX/NOPB	HVSSOP	DGQ	10	3500	356.0	356.0	36.0
LM3409QHVMY/NOPB	HVSSOP	DGQ	10	1000	208.0	191.0	35.0
LM3409QHVMYX/NOPB	HVSSOP	DGQ	10	3500	356.0	356.0	36.0
LM3409QMY/NOPB	HVSSOP	DGQ	10	1000	208.0	191.0	35.0
LM3409QMYX/NOPB	HVSSOP	DGQ	10	3500	356.0	356.0	36.0


DGQ0010A



PACKAGE OUTLINE

PowerPAD[™] - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA-T.




DGQ0010A

EXAMPLE BOARD LAYOUT

PowerPAD[™] - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.




DGQ0010A

EXAMPLE STENCIL DESIGN

PowerPAD[™] - 1.1 mm max height

PLASTIC SMALL OUTLINE




NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NFF0014A





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated