# **UJA1169A**

Mini high-speed CAN system basis chip

Rev. 1 — 12 May 2020

# 1. General description

The UJA1169A is a mini high-speed CAN System Basis Chip (SBC) containing an ISO 11898-2:2016 and SAE J2284-1 to SAE J2284-5 compliant HS-CAN transceiver including CAN FD up to 5 Mbit/s and an integrated 5 V or 3.3 V 250 mA scalable supply (V1) for a microcontroller and/or other loads. It also features a watchdog and a Serial Peripheral Interface (SPI). The UJA1169A can be operated in very low-current Standby and Sleep modes with bus and local wake-up capability. The microcontroller supply is switched off in Sleep mode.

The UJA1169A comes in six variants. The UJA1169ATK, UJA1169ATK/F, UJA1169ATK/X and UJA1169ATK/X/F contain a 5 V regulator (V1). V1 is a 3.3 V regulator in the UJA1169ATK/3 and the UJA1169ATK/F/3.

The UJA1169ATK, UJA1169ATK/F, UJA1169ATK/3 and UJA1169ATK/F/3 variants feature a second on-board 5 V regulator (V2) that supplies the internal CAN transceiver and can also be used to supply additional on-board hardware.

The UJA1169ATK/X and UJA1169ATK/X/F are equipped with a 5 V supply (VEXT) for off-board components. VEXT is short-circuit proof to the battery, ground and negative voltages. The integrated CAN transceiver is supplied internally via V1, in parallel with the microcontroller.

The UJA1169Axx/F variants support ISO 11898-2:2016 compliant CAN partial networking with a selective wake-up function incorporating CAN FD-passive. CAN FD-passive is a feature that allows CAN FD bus traffic to be ignored in Sleep/Standby mode. CAN FD-passive partial networking is the perfect fit for networks that support both CAN FD and classic CAN communications. It allows normal CAN controllers that do not need to communicate CAN FD messages to remain in partial networking Sleep/Standby mode during CAN FD communication without generating bus errors.

The UJA1169A implements the standard CAN physical layer as defined in ISO 11898-2:2016. This implementation enables reliable communication in the CAN FD fast phase at data rates up to 5 Mbit/s.

A dedicated LIMP output pin is provided to flag system failures.

A number of configuration settings are stored in non-volatile memory. This arrangement makes it possible to configure the power-on and limp-home behavior of the UJA1169A to meet the requirements of different applications.



# 2. Features and benefits

# 2.1 General

- ISO 11898-2:2016 and SAE J2284-1 to SAE J2284-5 compliant high-speed CAN transceiver supporting CAN FD active communication up to 5 Mbit/s in the CAN FD data field (all six variants)
- Autonomous bus biasing according to ISO 11898-2:2016
- Scalable 5 V or 3.3 V 250 mA low-drop voltage regulator for 5 V/3.3 V microcontroller supply (V1) based on external PNP transistor concept for thermal scaling
- CAN-bus connections are truly floating when power to pin BAT is off
- No 'false' wake-ups due to CAN FD traffic (in variants supporting partial networking)
- Hardware and software compatible with the UJA1169 product family

# 2.2 Designed for automotive applications

- ±8 kV ElectroStatic Discharge (ESD) protection, according to the Human Body Model (HBM) on the CAN-bus pins
- ±6 kV ESD protection according to IEC TS 62228 on pins BAT, WAKE, VEXT and the CAN-bus pins
- CAN-bus pins short-circuit proof to ±58 V
- Battery and CAN-bus pins protected against automotive transients according to ISO 7637-3
- Very low quiescent current in Standby and Sleep modes with full wake-up capability
- Leadless HVSON20 package (3.5 mm × 5.5 mm) with improved Automated Optical Inspection (AOI) capability and low thermal resistance
- Dark green product (halogen free and Restriction of Hazardous Substances (RoHS) compliant)

# 2.3 Low-drop voltage regulator for 5 V/3.3 V microcontroller supply (V1)

- 5 V/3.3 V nominal output; ±2 % accuracy
- 250 mA output current capability
- Thermal management via optional external PNP
- Current limiting above 250 mA
- Support for microcontroller RAM retention down to a battery voltage of 2 V (5 V variants only)
- Undervoltage reset with selectable detection thresholds of 60 %, 70 %, 80 % or 90 % of output voltage, configurable in non-volatile memory (5 V variants only)
- Excellent transient response with a small ceramic output capacitor
- Output is short-circuit proof to GND
- Turned off in Sleep mode

# 2.4 On-board CAN supply (V2; UJA1169ATK, UJA1169ATK/F, UJA1169ATK/3 and UJA1169ATK/F/3 only)

- 5 V nominal output; ±2 % accuracy
- 100 mA output current capability

- Current limiting above 100 mA
- Excellent transient response with a small ceramic output capacitor
- Output is short-circuit proof to GND
- User-defined on/off behavior via SPI

# 2.5 Off-board sensor supply (VEXT; UJA1169ATK/X and UJA1169ATK/X/F only)

- 5 V nominal output; ±2 % accuracy
- 100 mA output current capability
- Current limiting above 100 mA
- Excellent transient response with a small ceramic output load capacitor
- Output is short-circuit proof to BAT, GND and negative voltages down to -18 V
- User-defined on/off behavior via SPI

# 2.6 Power Management

- Standby mode featuring very low supply current; voltage V1 remains active to maintain the supply to the microcontroller
- Sleep mode featuring very low supply current with voltage V1 switched off
- Remote wake-up capability via standard CAN wake-up pattern or ISO 11898-2:2016 compliant selective wake-up frame detection including CAN FD passive support (/F versions only)
- Bit rates of 50 kbit/s, 100 kbit/s, 125 kbit/s, 250 kbit/s, 500 kbit/s and 1 Mbit/s supported during selective wake-up
- Local wake-up via the WAKE pin
- Wake-up source recognition

# 2.7 System control and diagnostic features

- Mode control via the Serial Peripheral Interface (SPI)
- Overtemperature warning and shutdown
- Watchdog with Window, Timeout and Autonomous modes and microcontrollerindependent clock source
- Optional cyclic wake-up in watchdog Timeout mode
- Watchdog automatically re-enabled when wake-up event captured
- Watchdog period selectable between 8 ms and 4 s supporting remote flash programming via the CAN bus
- LIMP output pin with configurable activation threshold
- Watchdog failure, RSTN clamping and overtemperature events trigger the dedicated LIMP output signal
- 16-, 24- and 32-bit SPI for configuration, control and diagnosis
- Bidirectional reset pin with variable power-on reset length; configurable in non-volatile memory to support a number of different microcontrollers
- Customer configuration of selected functions via non-volatile memory
- Dedicated modes for software development and end-of-line flashing

# 3. Product family overview

Table 1. Feature overview of UJA1169A SBC family

		Modes	6		S	upplie	es		Host Additional Features Interface							
Device	Normal and Standby modes	Sleep mode	Reset mode	V1: 5 V, μC only	V1: 5 V, $\mu$ C and CAN	V1: 3.3 V, µC only	V2: 5 V, CAN + on-board loads	VEXT: 5 V, external loads	SPI: for control and diagnostics	RSTN: reset pin	Watchdog	Local WAKE pin	LIMP pin	Non-volatile memory	CAN partial networking	CAN FD passive
UJA1169ATK	•	•	•	•			•		•	•	•	•	•	•		
UJA1169ATK/X	•	•	•		•			•	•	•	•	•	•	•		
UJA1169ATK/F	•	•	•	•			•		•	•	•	•	•	•	•	•
UJA1169ATK/X/F	•	•	•		•			•	•	•	•	•	•	•	•	•
UJA1169ATK/3	•	•	•			•	•		•	•	•	•	•	•		
UJA1169ATK/F/3	•	•	•			•	•		•	•	•	•	•	•	•	•

# 4. Ordering information


#### Table 2.Ordering information

Type number <sup>[1]</sup>	Package							
	Name	Description	Version					
UJA1169ATK		plastic thermal enhanced extremely thin quad flat package; no leads; 20 terminals; body $3.5 \times 5.5 \times 0.85$ mm	SOT1360-1					
UJA1169ATK/X								
UJA1169ATK/F <sup>[2]</sup>	-							
UJA1169ATK/X/F <sup>[2]</sup>	-							
UJA1169ATK/3								
UJA1169ATK/F/3[2]								

[1] UJA1169ATK, UJA1169ATK/F, UJA1169ATK/3 and UJA1169ATK/F/3 with dedicated CAN supply (V2); UJA1169ATK/X and UJA1169ATK/X/F with protected off-board sensor supply (VEXT).


[2] UJA1169ATK/F, UJA1169ATK/F/3 and UJA1169ATK/X/F with partial networking according to ISO 11898-2:2016 incorporating CAN FD passive support.

# 5. Block diagram



# 6. Pinning information

# 6.1 Pinning



# 6.2 Pin description

Table 3. Pin description							
Symbol	Pin	Description					
GND	1 <u>[1]</u>	ground					
TXD	2	transmit data input					
SDI	3	SPI data input					
GND	4 <u>[1]</u>	ground					
V1	5	5 V/3.3 V microcontroller supply voltage					
VEXCC	6	current measurement for external PNP transistor; this pin is connected to the collector of the external PNP transistor					
RXD	7	receive data output; reflects data on bus lines and wake-up conditions					
RSTN	8	reset input/output; active-LOW					
SDO	9	SPI data output					
SCK	10	SPI clock input					
LIMP	11	limp home output, open-drain; active-LOW					
WAKE	12	local wake-up input					
V2	13	5 V CAN supply (UJA1169ATK, UJA1169ATK/3, UJA1169ATK/F and UJA1169ATK/F/3 only)					
VEXT	13	5 V sensor supply (UJA1169ATK/X and UJA1169ATK/X/F only)					
BAT	14	battery supply voltage					
VEXCTRL	15	control pin of the external PNP transistor; this pin is connected to the base of the external PNP transistor					
GND	16 <mark>[1]</mark>	ground					
CANL	17	LOW-level CAN-bus line					

# Table 3. Pin description

Table 3.         Pin descriptioncontinued							
Symbol	Pin	Description					
CANH	18	HIGH-level CAN-bus line					
GND	19 <mark>11</mark>	ground					
SCSN	20	SPI chip select input; active-LOW					

[1] The exposed die pad at the bottom of the package allows for better heat dissipation and grounding from the SBC via the printed circuit board. For enhanced thermal and electrical performance, connect the exposed die pad to GND.

# 7. Functional description

# 7.1 System controller

The system controller manages register configuration and controls the internal functions of the UJA1169A. Detailed device status information is collected and made available to the microcontroller.

# 7.1.1 Operating modes

The system controller contains a state machine that supports seven operating modes: Normal, Standby, Sleep, Reset, Forced Normal, Overtemp and Off. The state transitions are illustrated in Figure 3.

# 7.1.1.1 Normal mode

Normal mode is the active operating mode. In this mode, all the hardware on the device is available and can be activated (see <u>Table 4</u>). Voltage regulator V1 is enabled to supply the microcontroller.

The CAN interface can be configured to be active and thus to support normal CAN communication. Depending on the SPI register settings, the watchdog may be running in Window or Timeout mode and the V2/VEXT output may be active.

Normal mode can be requested from Standby mode via an SPI command (MC = 111).

#### 7.1.1.2 Standby mode


Standby mode is the first-level power-saving mode of the UJA1169A, offering reduced current consumption. The transceiver is unable to transmit or receive data in Standby mode. The SPI remains enabled and V1 is still active; the watchdog is active (in Timeout mode) if enabled. The behavior of V2/VEXT is determined by the SPI setting.

If remote CAN wake-up is enabled (CWE = 1; see <u>Table 33</u>), the receiver monitors bus activity for a wake-up request. The bus pins are biased to GND (via  $R_{i(cm)}$ ) when the bus is inactive for t >  $t_{to(silence)}$  and at approximately 2.5 V when there is activity on the bus (autonomous biasing). CAN wake-up can occur via a standard wake-up pattern or via a selective wake-up frame (selective wake-up is enabled when CPNC = PNCOK = 1, otherwise standard wake-up is enabled; see <u>Table 16</u>).

Pin RXD is forced LOW when any enabled wake-up event is detected. This event can be either a regular wake-up (via the CAN bus or pin WAKE) or a diagnostic wake-up such as an overtemperature event (see Section 7.11).

# UJA1169A

#### Mini high-speed CAN SBC with optional partial networking



The UJA1169A switches to Standby mode via Reset mode:

- from Off mode if the battery voltage rises above the power-on detection threshold  $(V_{th(det)pon})$
- from Overtemp mode if the chip temperature falls below the overtemperature protection release threshold, T<sub>th(rel)otp</sub>

• from Sleep mode on the occurrence of a regular or diagnostic wake-up event

Standby mode can also be selected from Normal mode via an SPI command (MC = 100).

#### 7.1.1.3 Sleep mode

Sleep mode is the second-level power-saving mode of the UJA1169A. The difference between Sleep and Standby modes is that V1 is off in Sleep mode and temperature protection is inactive.

Any enabled regular wake-up via CAN or WAKE or any diagnostic wake-up event will cause the UJA1169A to wake up from Sleep mode. The behavior of V2/VEXT is determined by the SPI settings. The SPI is disabled. Autonomous bus biasing is active. See Table 7 for watchdog behavior in Sleep mode.

Sleep mode can be requested from Normal or Standby mode via an SPI command (MC = 001). The UJA1169A will switch to Sleep mode on receipt of this command, provided there are no pending wake-up events and at least one regular wake-up source is enabled. Any attempt to enter Sleep mode while one of these conditions has not been met will cause the UJA1169A to switch to Reset mode and set the reset source status bits (RSS) to 10100 ('illegal Sleep mode command received'; see Table 6).

Since V1 is off in Sleep mode, the only way the SBC can exit Sleep mode is via a wake-up event (see <u>Section 7.11</u>).

Sleep mode can be permanently disabled in applications where, for safety reasons, the supply voltage to the host controller must never be cut off. Sleep mode is permanently disabled by setting the Sleep control bit (SLPC) in the SBC configuration register (see Table 9) to 1. This register is located in the non-volatile memory area of the device (see Section 7.12). When SLPC = 1, a Sleep mode SPI command (MC = 001) triggers an SPI failure event instead of a transition to Sleep mode.

#### 7.1.1.4 Reset mode

Reset mode is the reset execution state of the SBC. This mode ensures that pin RSTN is pulled down for a defined time to allow the microcontroller to start up in a controlled manner.

The transceiver is unable to transmit or receive data in Reset mode. The behavior of V2/VEXT is determined by the settings of bits V2C/VEXTC and V2SUC/VEXTSUC (see <u>Section 7.6.3</u>). The SPI is inactive; the watchdog is disabled; V1 and overtemperature detection are active.

The UJA1169A switches to Reset mode from any mode in response to a reset event (see <u>Table 6</u> for a list of reset sources).

The UJA1169A exits Reset mode:

- and switches to Standby mode if pin RSTN is released HIGH
- and switches to Forced Normal mode if bit FNMC = 1
- if the SBC is forced into Off or Overtemp mode

If a V1 undervoltage event forced the transition to Reset mode, the UJA1169A will remain in Reset mode until the voltage on pin V1 has recovered.

# 7.1.1.5 Off mode

The UJA1169A switches to Off mode when the battery is first connected or from any mode when  $V_{BAT} < V_{th(det)poff}$ . Only power-on detection is enabled; all other modules are inactive. The UJA1169A starts to boot up when the battery voltage rises above the power-on detection threshold  $V_{th(det)pon}$  (triggering an initialization process) and switches to Reset mode after  $t_{startup}$ . In Off mode, the CAN pins disengage from the bus (zero load; high-ohmic).

# 7.1.1.6 Overtemp mode

Overtemp mode is provided to prevent the UJA1169A being damaged by excessive temperatures. The UJA1169A switches immediately to Overtemp mode from any mode (other than Off mode or Sleep mode) when the global chip temperature rises above the overtemperature protection activation threshold,  $T_{th(act)otp}$ .

To help prevent the loss of data due to overheating, the UJA1169A issues a warning when the IC temperature rises above the overtemperature warning threshold ( $T_{th(warn)otp}$ ). When this threshold is reached, status bit OTWS (see <u>Table 6</u>) is set and an overtemperature warning event is captured (OTW = 1; see <u>Table 27</u>), if enabled (OTWE = 1; see <u>Table 31</u>).

In Overtemp mode, the CAN transmitter and receiver are disabled and the CAN pins are in a high-ohmic state. No wake-up event will be detected, but a pending wake-up will still be signaled by a LOW level on pin RXD, which will persist after the overtemperature event has been cleared. V1 is off and pin RSTN is driven LOW. In the UJA1169ATK/X and UJA1169ATK/X/F, VEXT is off. In the UJA1169ATK, UJA1169ATK/3, UJA1169ATK/F and UJA1169ATK/F/3, V2 is turned off when the SBC enters Overtemp mode.

The UJA1169A exits Overtemp mode:

- and switches to Reset mode if the chip temperature falls below the overtemperature protection release threshold, T<sub>th(rel)otp</sub>
- if the device is forced to switch to Off mode (V<sub>BAT</sub> < V<sub>th(det)poff</sub>)

# 7.1.1.7 Forced Normal mode

Forced Normal mode simplifies SBC testing and is useful for initial prototyping, as well as first flashing of the microcontroller. The watchdog is disabled in Forced Normal mode. The low-drop voltage regulator (V1) is active, VEXT/V2 is enabled and the CAN transceiver is active.

Bit FNMC is factory preset to 1, so the UJA1169A initially boots up in Forced Normal mode (see <u>Table 9</u>). This feature allows a newly installed device to be run in Normal mode without a watchdog. So the microcontroller can, optionally, be flashed via the CAN bus without having to consider the integrated watchdog.

The register containing bit FNMC (address 74h) is stored in non-volatile memory. So once bit FNMC is programmed to 0, the SBC will no longer boot up in Forced Normal mode, allowing the watchdog to be enabled.

Even in Forced Normal mode, a reset event (e.g. an external reset or a V1 undervoltage) will trigger a transition to Reset mode with normal Reset mode behavior (except that the CAN transmitter remains active if there is no  $V_{CAN}$  undervoltage). When the UJA1169A exits Reset mode, however, it returns to Forced Normal mode instead of switching to Standby mode.

In Forced Normal mode, only the Main status register, the Watchdog status register, the Identification register, the MTPNV status register and registers stored in non-volatile memory can be read. The non-volatile memory area is fully accessible for writing as long as the UJA1169A is in the factory preset state (for details see <u>Section 7.12</u>).

#### 7.1.1.8 Hardware characterization for the UJA1169A operating modes

Block	Operating mode										
	Off	Forced Normal	Standby	Normal	Sleep	Reset	Overtemp				
V1	off <sup>[1]</sup>	on	on	on	off	on	off				
VEXT/V2	off	on	[2]	[2]	[2]	[2]	VEXT/V2 off				
RSTN	LOW	HIGH	HIGH	HIGH	LOW	LOW	LOW				
SPI	disabled	active <sup>[3]</sup>	active	active	disabled	disabled	disabled				
Watchdog	off	off	determined by bits WMC (see <u>Table 8)<sup>[4]</sup></u>	determined by bits WMC	determined by bits WMC <sup>[4]</sup>	off	off				
CAN	off	Active	Offline	Active/ Offline/ Listen-only (determined by bits CMC; see <u>Table 16</u> )	Offline	Offline	off				
RXD	V1 level	CAN bit stream	V1 level/LOW if wake-up detected	CAN bit stream if CMC = 01/10/11; otherwise same as Standby/Sleep	V1 level/LOW if wake-up detected	V1 level/LOW if wake-up detected	V1 level/LOW if wake-up detected				

#### Table 4. Hardware characterization by functional block

 When the SBC switches from Reset, Standby or Normal mode to Off mode in the 5 V variants, V1 behaves as a current source during power down while V<sub>BAT</sub> is falling from V<sub>th(det)pof</sub> down to 2 V (RAM retention feature; see Section 7.6.1).

[2] Determined by bits V2C/VEXTC and V2SUC/VEXTSUC (see <u>Table 13</u>)

[3] Limited register access: Main status register, Watchdog status register, Identification register and non-volatile memory only.

[4] Window mode is only active in Normal mode.

#### 7.1.2 System control registers

#### 7.1.2.1 Mode control register

The operating mode is selected via bits MC in the Mode control register. The Mode control register is accessed via SPI address 01h (see Section 7.16).

#### Table 5. Mode control register (address 01h)

Bit	Symbol	Access	Value	Description
7:3	reserved	R	-	
2:0	MC	R/W		mode control:
			001	Sleep mode
			100	Standby mode
			111	Normal mode

# 7.1.2.2 Main status register

The Main status register can be accessed to monitor the status of the overtemperature warning flag and to determine whether the UJA1169A has entered Normal mode after initial power-up. It also indicates the source of the most recent reset event.

Bit	Symbol	Access	Value	Description				
7	reserved	R	-					
6	OTWS	R		overtemperature warning status:				
			0	IC temperature below overtemperature warning threshold				
			1	IC temperature above overtemperature warning threshold				
5	NMS	R		Normal mode status:				
			0	UJA1169A has entered Normal mode (after power-up)				
		1	UJA1169A has powered up but has not yet switched to Normal mode					
4:0 RSS	R		reset source status:					
		00000	left Off mode (power-on)					
			00001	CAN wake-up in Sleep mode				
			00100	wake-up via WAKE pin in Sleep mode				
			01100 watchdog overflow in Sleep	watchdog overflow in Sleep mode (Timeout mode)				
							01101	diagnostic wake-up in Sleep mode
			01110	watchdog triggered too early (Window mode)				
			01111	watchdog overflow (Window mode or Timeout mode with WDF = 1)				
			10000	illegal watchdog mode control access				
			10001	RSTN pulled down externally				
		10010 left Overtemp mode	left Overtemp mode					
			10011	V1 undervoltage				
			10100	illegal Sleep mode command received				
			10110	wake-up from Sleep mode due to a frame detect error				

#### Table 6.Main status register (address 03h)

# 7.2 Watchdog

# 7.2.1 Watchdog overview

The UJA1169A contains a watchdog that supports three operating modes: Window, Timeout and Autonomous. In Window mode (available only in SBC Normal mode), a watchdog trigger event within a defined watchdog window triggers and resets the watchdog timer. In Timeout mode, the watchdog runs continuously and can be triggered and reset at any time within the watchdog period by a watchdog trigger. Watchdog time-out mode can also be used for cyclic wake-up of the microcontroller. In Autonomous mode, the watchdog can be off or in Timeout mode, depending on the selected SBC mode (see Section 7.2.5).

The watchdog mode is selected via bits WMC in the Watchdog control register (<u>Table 8</u>). The SBC must be in Standby mode when the watchdog mode and/or period is changed. If Window mode is selected (WMC = 100), the watchdog remains in (or switches to) Timeout mode until the SBC enters Normal mode. Any attempt to change the watchdog operating mode (via WMC) or period (via NWP) while the SBC is in Normal mode causes the UJA1169A to switch to Reset mode and the reset source status bits (RSS) to be set to 10000 ('illegal watchdog mode control access'; see <u>Table 6</u>); an SPI failure (SPIF) event is triggered, if enabled.

UJA1169A

Eight watchdog periods are supported, from 8 ms to 4096 ms. The watchdog period is programmed via bits NWP. The selected period is valid for both Window and Timeout modes. The default watchdog period is 128 ms.

A watchdog trigger event resets the watchdog timer. A watchdog trigger event is any valid write access to the Watchdog control register. If the watchdog mode or the watchdog period have changed as a result of the write access, the new values are valid immediately.

#### Table 7. Watchdog configuration

Opera	ting/watchdog mode					
FNMC	(Forced Normal mode control)	0	0	0	0	1
SDMC	(Software Development mode control)	x	x	0	1	х
WMC (	watchdog mode control)	100 (Window)	010 (Timeout)	001 (Autonomous)	001 (Autonomous)	n.a.
Ð	Normal mode	Window	Timeout	Timeout	off	off
atin	Standby mode (RXD HIGH) <sup>[1]</sup>	Timeout	Timeout	off	off	off
Operating Mode	Standby mode (RXD LOW)[1]	Timeout	Timeout	Timeout	off	off
SBC 0 N	Sleep mode	Timeout	Timeout	off	off	off
SE	Other modes	off	off	off	off	off

[1] RXD LOW signals a pending wake-up.

# 7.2.1.1 Watchdog control register

Bit	Symbol	Access	Value	Description
7:5	WMC	R/W		watchdog mode control:
			001 <mark>1</mark>	Autonomous mode
			010[2]	Timeout mode
		100[3]	Window mode	
4	reserved	R	-	
3:0	3:0 NWP	R/W		nominal watchdog period:
			1000	8 ms
			0001	16 ms
			0010	32 ms
			1011	64 ms
			0100[2]	128 ms
			1101	256 ms
			1110	1024 ms
			0111	4096 ms

#### Table 8. Watchdog control register (address 00h)

[1] Default value if SDMC = 1 (see <u>Section 7.2.2</u>)

[2] Default value.

[3] Selected in Standby mode but only activated when the SBC switches to Normal mode.

The watchdog is a valuable safety mechanism, so it is critical that it is configured correctly. Two features are provided to prevent watchdog parameters being changed by mistake:

· redundant coding of configuration bits WMC and NWP

• reconfiguration protection in Normal mode

Redundant codes associated with control bits WMC and NWP ensure that a single bit error cannot cause the watchdog to be configured incorrectly (at least 2 bits must be changed to reconfigure WMC or NWP). If an attempt is made to write an invalid code to WMC or NWP (e.g. 011 or 1001 respectively), the SPI operation is abandoned and an SPI failure event is captured, if enabled (see Section 7.11).

# 7.2.1.2 SBC configuration control register

Two operating modes have a major impact on the operation of the watchdog: Forced Normal mode and Software Development mode (Software Development mode is provided for test and development purposes only and is not a dedicated SBC operating mode; the UJA1169A can be in any functional operating mode with Software Development mode enabled; see <u>Section 7.2.2</u>). These modes are enabled and disabled via bits FNMC and SDMC respectively in the SBC configuration control register (see <u>Table 9</u>). Note that this register is located in the non-volatile memory area. The watchdog is disabled in Forced Normal mode (FNM). In Software Development mode (SDM), the watchdog can be disabled or activated for test and software debugging purposes.

Bit	Symbol	Access	Value	Description
7:6	reserved	R	-	
5:4	V1RTSUC	R/W	[1]	V1 reset threshold (defined by bit V1RTC) at start-up:
			00[2]	V1 undervoltage detection at 90 % of nominal value at start-up (V1RTC = 00)
			01	V1 undervoltage detection at 80 % of nominal value at start-up (V1RTC = 01)
		10	V1 undervoltage detection at 70 % of nominal value at start-up (V1RTC = 10)	
			11	V1 undervoltage detection at 60 % of nominal value at start-up (V1RTC = 11)
3	FNMC	R/W	<u>[3]</u>	Forced Normal mode control:
			0	Forced Normal mode disabled
			1 <u>[2]</u>	Forced Normal mode enabled
2	SDMC	R/W		Software Development mode control:
			0[2]	Software Development mode disabled
			1	Software Development mode enabled
1	reserved	R	-	
0	SLPC	R/W		Sleep control:
			0[2]	Sleep mode commands accepted
			1	Sleep mode commands ignored

Table 9.	<b>SBC</b> configuration	control register	(address 74h)
	obo coningulation	oontrol rogiotor	

[1] The V1 undervoltage threshold is fixed at 90 % in the UJA1169ATK/3 and UJA1169ATK/F/3, regardless of the setting of bit V1RTSUC.

- [2] Factory preset value.
- [3] FNMC settings overrule SDMC.

# 7.2.1.3 Watchdog status register

Information on the status of the watchdog is available from the Watchdog status register (<u>Table 10</u>). This register also indicates whether Forced Normal and Software Development modes are active.

Bit	Symbol	Access	Value	Description
7:4	reserved	R	-	
3	FNMS	R		Forced Normal mode status:
			0	SBC is not in Forced Normal mode
		1	SBC is in Forced Normal mode	
2	2 SDMS	R		Software Development mode status:
			0	SBC is not in Software Development mode
			1	SBC is in Software Development mode
1:0	WDS	R		watchdog status:
			00	watchdog is off
			01	watchdog is in first half of the nominal period
			10	watchdog is in second half of the nominal period
			11	reserved

Table 10. Watchdog status register (address 05h)

# 7.2.2 Software Development mode

Software Development mode is provided to simplify the software design process. When Software Development mode is enabled, the watchdog starts up in Autonomous mode (WMC = 001) and is inactive after a system reset, overriding the default value (see <u>Table 8</u>). The watchdog is always off in Autonomous mode if Software Development mode is enabled (SDMC = 1; see <u>Table 7</u>).

Software can be run without a watchdog in Software Development mode. However, it is possible to activate and deactivate the watchdog for test purposes by selecting Window or Timeout mode via bits WMC while the SBC is in Standby mode (note that Window mode will only be activated when the SBC switches to Normal mode). Software Development mode is activated via bit SDMC in non-volatile memory (see <u>Table 9</u>).

# 7.2.3 Watchdog behavior in Window mode

The watchdog runs continuously in Window mode. The watchdog will be in Window mode if WMC = 100 and the UJA1169A is in Normal mode.

In Window mode, the watchdog can only be triggered during the second half of the watchdog period. If the watchdog overflows, or is triggered in the first half of the watchdog period (before  $t_{trig(wd)1}$ ), a system reset is performed. After the system reset, the reset source (either 'watchdog triggered too early' or 'watchdog overflow') can be read via the reset source status bits (RSS) in the Main Status register (Table 6). If the watchdog is triggered in the second half of the watchdog period (after  $t_{trig(wd)1}$  but before  $t_{trig(wd)2}$ ), the watchdog timer is restarted.

# 7.2.4 Watchdog behavior in Timeout mode

The watchdog runs continuously in Timeout mode. The watchdog will be in Timeout mode if WMC = 010 and the UJA1169A is in Normal, Standby or Sleep mode. The watchdog will also be in Timeout mode if WMC = 100 and the UJA1169A is in Standby or Sleep mode. If Autonomous mode is selected (WMC = 001), the watchdog will be in Timeout mode if one of the conditions for Timeout mode listed in <u>Table 11</u> has been satisfied.

In Timeout mode, the watchdog timer can be reset at any time by a watchdog trigger. If the watchdog overflows, a watchdog failure event (WDF) is captured. If a WDF is already pending when the watchdog overflows, a system reset is performed. In Timeout mode, the watchdog can be used as a cyclic wake-up source for the microcontroller when the UJA1169A is in Standby or Sleep mode. In Sleep mode, a watchdog overflow generates a wake-up event while setting WDF.

When the SBC is in Sleep mode with watchdog Timeout mode selected, a wake-up event is generated after the nominal watchdog period (NWP), setting WDF. RXD is forced LOW and V1 is turned on. The application software can then clear the WDF bit and trigger the watchdog before it overflows again.

# 7.2.5 Watchdog behavior in Autonomous mode

Autonomous mode is selected when WMC = 001. In Autonomous mode, the watchdog is either off or in Timeout mode, according to the conditions detailed in Table 11.

UJA1169A operating mode	Watchdog status	
	SDMC = 0	SDMC = 1
Normal	Timeout mode	off
Standby; RXD HIGH	off	off
Sleep	off	off
any other mode	off	off
Standby; RXD LOW	Timeout mode	off

 Table 11.
 Watchdog status in Autonomous mode

When Autonomous mode is selected, the watchdog will be in Timeout mode if the SBC is in Normal mode or Standby mode with RXD LOW, provided Software Development mode has been disabled (SDMC = 0). Otherwise the watchdog will be off.


In Autonomous mode, the watchdog will not be running when the SBC is in Standby (RXD HIGH) or Sleep mode. If a wake-up event is captured, pin RXD is forced LOW to signal the event and the watchdog is automatically restarted in Timeout mode. If the SBC was in Sleep mode when the wake-up event was captured, it switches to Standby mode.

# 7.3 System reset

When a system reset occurs, the SBC switches to Reset mode and initiates process that generates a low-level pulse on pin RSTN. The UJA1169A can distinguish up to 13 different reset sources, as detailed in <u>Table 6</u>.

# 7.3.1 Characteristics of pin RSTN

Pin RSTN is a bidirectional open-drain low side driver with integrated pull-up resistance, as shown in Figure 4. With this configuration, the SBC can detect the pin being pulled down externally, e.g. by the microcontroller. The input reset pulse width must be at least  $t_{w(rst)}$  to guarantee that external reset events are detected correctly.



# 7.3.2 Selecting the output reset pulse width

The duration of the output reset pulse is selected via bits RLC in the Start-up control register (Table 12). The SBC distinguishes between a cold start and a warm start. A cold start is performed if the reset event was combined with a V1 undervoltage event (power-on reset, reset during Sleep mode, over-temperature reset, V1 undervoltage before entering or while in Reset mode). The setting of bits RLC determines the output reset pulse width for a cold start.

A warm start is performed if any other reset event occurs without a V1 undervoltage (external reset, watchdog failure, watchdog change attempt in Normal mode, illegal Sleep mode command). The SBC uses the shortest reset length ( $t_{w(rst)}$  as defined when RLC = 11).

# 7.3.2.1 Start-up control register

Bit	Symbol	Access	Value	Description
7:6	reserved	R	-	
5:4	RLC	R/W		RSTN output reset pulse width:
			00 <mark>[1]</mark>	t <sub>w(rst)</sub> = 20 ms to 25 ms
			01	t <sub>w(rst)</sub> = 10 ms to 12.5 ms
			10	t <sub>w(rst)</sub> = 3.6 ms to 5 ms
			11	t <sub>w(rst)</sub> = 1 ms to 1.5 ms
3	V2SUC <sup>[2]</sup>	R/W		V2/VEXT start-up control:
	VEXTSUC <sup>[3]</sup>		0 <u>[1]</u>	bits V2C/VEXTC set to 00 at power-up
			1	bits V2C/VEXTC set to 11 at power-up
2:0	reserved	R	-	

#### Table 12. Start-up control register (address 73h)

- [1] Factory preset value.
- [2] UJA1169ATK, UJA1169ATK/3, UJA1169ATK/F and UJA1169ATK/F/3 only.
- [3] UJA1169ATK/X and UJA1169ATK/X/F only.

# 7.4 Reset sources

The following events will cause the UJA1169A to switch to Reset mode:

- V<sub>V1</sub> drops below the selected V1 undervoltage threshold defined by bits V1RTC (except in Sleep mode or Overtemp mode)
- via Off mode after an MTPNV programming cycle has been completed
- pin RSTN is pulled down externally
- · the watchdog overflows in Window mode
- the watchdog is triggered too early in Window mode (before t<sub>trig(wd)1</sub>)
- the watchdog overflows in Timeout mode with WDF = 1 (watchdog failure pending)
- an attempt is made to reconfigure the Watchdog control register while the SBC is in Normal mode
- the SBC leaves Off mode
- local or CAN-bus wake-up in Sleep mode
- diagnostic wake-up in Sleep mode
- the SBC leaves Overtemp mode
- illegal Sleep mode command received
- · wake-up from Sleep mode due to a frame detect error

# 7.5 Global temperature protection

The temperature of the UJA1169A is monitored continuously, except in Sleep and Off modes. The SBC switches to Overtemp mode if the temperature exceeds the overtemperature protection activation threshold,  $T_{th(act)otp}$ . In addition, pin RSTN is driven LOW and V1, V2/VEXT and the CAN transceiver are switched off (if the optional external PNP transistor is connected, it will also be off; see Section 7.6.2). When the temperature drops below the overtemperature protection release threshold,  $T_{th(rel)otp}$ , the SBC switches to Standby mode via Reset mode.

In addition, the UJA1169A provides an overtemperature warning. When the IC temperature rises above the overtemperature warning threshold ( $T_{th(warn)otp}$ ), status bit OTWS is set and an overtemperature warning event is captured (OTW = 1).

# 7.6 Power supplies

# 7.6.1 Battery supply voltage (V<sub>BAT</sub>)


The internal circuitry is supplied from the battery via pin BAT. The device must be protected against negative supply voltages, e.g. by using an external series diode. If V<sub>BAT</sub> falls below the power-off detection threshold, V<sub>th(det)poff</sub>, the SBC switches to Off mode. However, in the 5 V variants, the microcontroller supply voltage (V1) remains active until V<sub>BAT</sub> falls below 2 V, ensuring memory in the connected microcontroller remains active for as long as possible (RAM retention feature; not available in the 3.3 V variants).

The SBC switches from Off mode to Reset mode  $t_{startup}$  after the battery voltage rises above the power-on detection threshold,  $V_{th(det)pon}$ . Power-on event status bit PO is set to 1 to indicate the UJA1169A has powered up and left Off mode (see <u>Table 27</u>).

UJA1169A


# 7.6.2 Voltage regulator V1

The UJA1169A provides a 5 V or 3.3 V supply (V1), depending on the variant. V1 can deliver up to 250 mA load current. In the UJA1169ATK/X and UJA1169ATK/X/F variants, the CAN transceiver is supplied internally via V1, reducing the output current available for external components.



To prevent the device overheating at high ambient temperatures or high average currents, an external PNP transistor can be connected as illustrated in <u>Figure 6</u>. In this configuration, the power dissipation is distributed between the SBC ( $I_{V1}$ ) and the PNP transistor ( $I_{PNP}$ ).

The PNP transistor is activated when the load current reaches the PNP activation threshold,  $I_{th(act)PNP}$ . Bit PDC in the Regulator control register (<u>Table 13</u>) is used to regulate how power dissipation is distributed.



For short-circuit protection, a resistor must be connected between pins V1 and VEXCC to allow the current to be monitored. This resistor limits the current delivered by the external transistor. If the voltage difference between pins VEXCC and V1 reaches  $V_{th(act)|lim}$ , the PNP current limiting activation threshold voltage, the transistor current will not increase further. In general, any PNP transistor with a current amplification factor ( $\beta$ ) of between 50 and 500 can be used.

The output voltage on V1 is monitored. A system reset is generated if the voltage on V1 drops below the selected undervoltage threshold (60 %, 70 %, 80 % or 90 % of the nominal V1 output voltage for the 5 V variants, selected via V1RTC in the Regulator control register; fixed at 90 % for the 3.3 V variants; see Table 13).

The default value of the undervoltage threshold at power-up is determined by the value of bits V1RTSUC in the SBC configuration control register (<u>Table 9</u>). The SBC configuration control register is in non-volatile memory, allowing the user to define the default undervoltage threshold (V1RTC) at any battery start-up.

In addition, an undervoltage warning (a V1U event; see <u>Section 7.11</u>) is generated if the voltage on V1 falls below 90 % of the nominal value (and V1U event detection is enabled, V1UE = 1; see <u>Table 32</u>). This information can be used as a warning, when the 60 %, 70 % or 80 % threshold is selected in the 5 V variants, to indicate that the level on V1 is outside the nominal supply range. The status of V1, whether it is above or below the 90 % undervoltage threshold, can be polled via bit V1S in the Supply voltage status register (Table 14).

# 7.6.3 Voltage regulator V2

In the UJA1169ATK, UJA1169ATK/3, UJA1169ATK/F and UJA1169ATK/F/3, pin 13 is a voltage regulator output (V2) delivering up to 100 mA.

The CAN transceiver is supplied internally from V2, consuming a portion of the available current. V2 is not protected against shorts to the battery or to negative voltages and should not be used to supply off-board components.

V2 is software controlled and must be turned on (via bit V2C in the Regulator control register; see <u>Table 13</u>) to activate the supply voltage for the internal CAN transceiver. V2 is not required for wake-up detection via the CAN interface.

The default value of V2C at power-on is defined by bits V2SUC in non-volatile memory (see Section 7.12). The status of V2 can be polled from the Supply voltage status register (Table 14).

# 7.6.4 Voltage regulator VEXT

In the UJA1169ATK/X and UJA1169ATK/X/F, pin 13 is a voltage regulator output (VEXT) that can be used to supply off-board components, delivering up to 100 mA. VEXT is protected against short-circuits to the battery and negative voltages. Since the CAN controller is supplied internally via V1, the full 100 mA supply current is available for off-board loads connected to VEXT (provided the thermal limits of the PCB are not exceeded).

VEXT is software controlled and must be turned on (via bit VEXTC in the Regulator control register; see <u>Table 13</u>) to activate the supply voltage for off-board components.

The default value of VEXTC at power-on is defined by bits VEXTSUC in non-volatile memory (see <u>Section 7.12</u>). The status of VEXT can be read from the Supply voltage status register (Table 14).

# 7.6.5 Regulator control register

	Table 13.	Regulator	control	register	(address 10h)	
--	-----------	-----------	---------	----------	---------------	--

Bit	Symbol	Access	Value	Description
7	reserved	R	-	
6	PDC	R/W		power distribution control:
			0	V1 threshold current for activating the external PNP transistor, load current rising; $I_{th(act)PNP}$ (higher value; see Table 53) V1 threshold current for deactivating the external PNP transistor, load current falling; $I_{th(deact)PNP}$ (higher value; see Table 53)
			1	V1 threshold current for activating the external PNP transistor; load current rising; $I_{th(act)PNP}$ (lower value; see <u>Table 53</u> ) V1 threshold current for deactivating the external PNP transistor; load current falling; $I_{th(deact)PNP}$ (lower value; see <u>Table 53</u> )
5:4	reserved	R	-	
3:2	V2C <sup>[1]</sup>	R/W		V2/VEXT configuration:
	VEXTC <sup>[2]</sup>		00	V2/VEXT off in all modes
			01	V2/VEXT on in Normal mode
			10	V2/VEXT on in Normal, Standby and Reset modes
			11	V2/VEXT on in Normal, Standby, Sleep and Reset modes
1:0	V1RTC <sup>[3]</sup>	R/W		set V1 reset threshold:
			00	reset threshold set to 90 % of V1 nominal output voltage
			01	reset threshold set to 80 % of V1 nominal output voltage
			10	reset threshold set to 70 % of V1 nominal output voltage
			11	reset threshold set to 60 % of V1 nominal output voltage

[1] UJA1169ATK, UJA1169ATK/3, UJA1169ATK/F and UJA1169ATK/F/3: default value at power-up defined by V2SUC bit setting (see Table 12).

[2] UJA1169ATK/X and UJA1169ATK/X/F: default value at power-up defined by VEXTSUC bit setting (see Table 12).

[3] 5 V variants only; default value at power-up defined by setting of bits V1RTSUC (see <u>Table 9</u>). The threshold is fixed at 90 % in the 3.3 V variants and V1RTC always reads 00 (regardless of the value written to V1RTC or the start-up threshold defined by V1RTSUC).

# 7.6.6 Supply voltage status register

#### Table 14. Supply voltage status register (address 1Bh)

Bit	Symbol	Access	Value	Description
7:3	reserved	R	-	
2:1	V2S[1]	R		V2/VEXT status:
	VEXTS <sup>[2]</sup>		00 <mark>[3]</mark>	V2/VEXT voltage ok
			01	V2/VEXT output voltage below undervoltage threshold
			10	V2/VEXT output voltage above overvoltage threshold
			11	V2/VEXT disabled
0	V1S	R		V1 status:
			0 <u>[3]</u>	V1 output voltage above 90 % undervoltage threshold
			1	V1 output voltage below 90 % undervoltage threshold

[1] UJA1169ATK, UJA1169ATK/3, UJA1169ATK/F and UJA1169ATK/F/3 only.

[2] UJA1169ATK/X and UJA1169ATK/X/F only.

[3] Default value at power-up.

# 7.7 LIMP output

The dedicated LIMP pin can be used to enable so called 'limp home' hardware in the event of a serious ECU failure. Detectable failure conditions include SBC overtemperature events, loss of watchdog service, short-circuits on pins RSTN or V1 and user-initiated or external reset events (see Figure 7). The LIMP pin is a battery-robust, active-LOW, open-drain output. The LIMP pin can also be forced LOW by setting bit LHC in the Fail-safe control register (Table 15).

# 7.7.1 Reset counter

The UJA1169A uses a reset counter to detect serious failures. The reset counter is incremented (bits RCC = RCC + 1; see <u>Table 15</u>) every time the SBC enters Reset mode. When the system is running correctly, it is expected that the system software will reset this counter (RCC = 00) periodically to ensure that routinely expected reset events do not cause it to overflow.


If RCC is equal to 3 when the SBC enters Reset mode, the SBC assumes that a serious failure has occurred and sets the limp-home control bit, LHC. This action forces the external LIMP pin LOW with RCC overflowing to RCC = 0. Bit LHC can also be set via the SPI interface.

The LIMP pin is set floating again if LHC is reset to 0 through software control or at power-up when the SBC leaves Off mode.

The application software can preset the counter value to define how many reset events are tolerated before the limp-home function is activated. If RCC is initialized to 3, for example, the next reset event will immediately trigger the limp-home function. The default counter setting at power-up is RCC = 00.

Besides a reset counter (RCC) overflow, the following events cause bit LHC to be set and immediately trigger the limp-home function:

- overtemperature lasting longer than t<sub>d(limp)</sub>
- SBC remaining in Reset mode for longer than t<sub>d(limp)</sub> (e.g. because of a clamped RSTN pin or a permanent V1 undervoltage).



# 7.7.2 LIMP state diagram

Note that the SBC always switches to Reset mode after leaving Sleep mode, since the SBC powers up V1 in response to a wake-up event. So RCC is incremented after each Sleep mode cycle. The application software needs to monitor RCC and update the value as necessary to ensure that multiple Sleep mode cycles do not cause the reset counter to overflow.


The limp-home function and the reset counter are disabled in Forced Normal mode. The LIMP pin is floating, RCC remains unchanged and bit LHC = 0.

# 7.7.2.1 Fail-safe control register

The Fail-safe control register contains the reset counter along with limp home control settings.

Table 15.	Fail-safe	control	register	(address 02h)
-----------	-----------	---------	----------	---------------

Bit	Symbol	Access	Value	Description
7:3	reserved			
2	LHC	R/W		LIMP home control:
			0	LIMP pin is floating
			1	LIMP pin is driven LOW
1:0	RCC	R/W		reset counter control:
			хх	incremented every time the SBC enters Reset mode while FNMC = 0; RCC overflows from 11 to 00; default at power-on is 00



# 7.8 High-speed CAN transceiver

The integrated high-speed CAN transceiver is designed for active communication at bit rates up to 1 Mbit/s, providing differential transmit and receive capability to a CAN protocol controller. The transceiver is ISO 11898-2:2016 compliant. Depending on the derivative, the CAN transmitter is supplied internally from V1 (in /X variants) or V2 (in variants with a V2 regulator). Additional timing parameters defining loop delay symmetry are included to ensure reliable communication in fast phase at data rates up to 5 Mbit/s, as used in CAN FD networks.

The CAN transceiver supports autonomous CAN biasing as defined in ISO 11898-2:2016. CANH and CANL are always biased to 2.5 V when the transceiver is in Active or Listen-only modes (CMC = 01/10/11; see <u>Table 16</u>).

Autonomous biasing is active in CAN Offline mode, to 2.5 V if there is activity on the bus (CAN Offline Bias mode) and to GND if there is no activity on the bus for t >  $t_{to(silence)}$  (CAN Offline mode).

This is useful when the node is disabled due to a malfunction in the microcontroller or when CAN partial networking is enabled. The SBC ensures that the CAN bus is correctly biased to avoid disturbing ongoing communication between other nodes. The autonomous CAN bias voltage is derived directly from  $V_{BAT}$ .

# 7.8.1 CAN operating modes

The integrated CAN transceiver supports four operating modes: Active, Listen-only, Offline and Offline Bias (see Figure 9). The CAN transceiver operating mode depends on the UJA1169A operating mode and on the setting of bits CMC in the CAN control register (Table 16).

When the UJA1169A is in Normal mode, the CAN transceiver operating mode (Active, Listen-only or Offline) can be selected via bits CMC. When the UJA1169A is in Standby or Sleep mode, the transceiver is forced to Offline or Offline Bias mode (depending on bus activity).

#### 7.8.1.1 CAN Active mode

In CAN Active mode, the transceiver can transmit and receive data via CANH and CANL. The differential receiver converts the analog data on the bus lines into digital data, which is output on pin RXD. The transmitter converts digital data generated by the CAN controller (input on pin TXD) into analog signals suitable for transmission over the CANH and CANL bus lines.

CAN Active mode is selected when CMC = 01 or 10. When CMC = 01, undervoltage detection is enabled and the transceiver will go to CAN Offline or CAN Offline Bias mode when the voltage on V1 drops below  $V_{uvd(CAN)}$ . When CMC = 10, undervoltage detection is disabled. The transmitter will remain active until the voltage on V1 drops below the V1 reset threshold (selected via bits V1RTC). The SBC will then switch to Reset mode and the transceiver will switch to CAN Offline or CAN Offline Bias mode.

The CAN transceiver is in Active mode when:

- the UJA1169A is in Normal mode (MC = 111) and the CAN transceiver has been enabled by setting bits CMC in the CAN control register to 01 or 10 (see <u>Table 16</u>) and:
  - if CMC = 01, the voltage on pin V1 is  $aboveV_{uvd(CAN)}$
  - if CMC = 10, the voltage on pin V1 is above the V1 reset threshold

If pin TXD is held LOW (e.g. by a short-circuit to GND) when CAN Active mode is selected via bits CMC, the transceiver will not enter CAN Active mode but will switch to or remain in CAN Listen-only mode. It will remain in Listen-only mode until pin TXD goes HIGH in order to prevent a hardware and/or software application failure from driving the bus lines to an unwanted dominant state.

In CAN Active mode, the CAN bias voltage is the CAN supply voltage divided by two (depending on the derivative, the bias voltage is either V1 divided by two or V2 divided by two).

The application can determine whether the CAN transceiver is ready to transmit/receive data or is disabled by reading the CAN Transceiver Status (CTS) bit in the Transceiver Status Register (<u>Table 17</u>).

# 7.8.1.2 CAN Listen-only mode

CAN Listen-only mode allows the UJA1169A to monitor bus activity while the transceiver is inactive, without influencing bus levels. This facility could be used by development tools that need to listen to the bus but do not need to transmit or receive data or for

UJA1169A

software-driven selective wake-up. Dedicated microcontrollers could be used for selective wake-up, providing an embedded low-power CAN engine designed to monitor the bus for potential wake-up events.

In Listen-only mode the CAN transmitter is disabled, reducing current consumption. The CAN receiver and CAN biasing remain active. This enables the host microcontroller to switch to a low-power mode in which an embedded CAN protocol controller remains active, waiting for a signal to wake up the microcontroller.

The CAN transceiver is in Listen-only mode when:

• the UJA1169A is in Normal mode and CMC = 11

The CAN transceiver will not leave Listen-only mode while TXD is LOW or CAN Active mode is selected with CMC = 01 while the voltage on V1 is below the 90 % undervoltage threshold.

# 7.8.1.3 CAN Offline and Offline Bias modes

In CAN Offline mode, the transceiver monitors the CAN bus for a wake-up event, provided CAN wake-up detection is enabled (CWE = 1; see <u>Table 33</u>). CANH and CANL are biased to GND.

CAN Offline Bias mode is the same as CAN Offline mode, with the exception that the CAN bus is biased to 2.5 V. This mode is activated automatically when activity is detected on the CAN bus while the transceiver is in CAN Offline mode. The transceiver will return to CAN Offline mode if the CAN bus is silent (no CAN bus edges) for longer than  $t_{to(silence)}$ .

The CAN transceiver switches to CAN Offline mode from CAN Active mode or CAN Listen-only mode if:

- the SBC switches to Reset or Standby or Sleep mode OR
- the SBC is in Normal mode and CMC = 00

provided the CAN bus has been inactive for at least  $t_{to(silence)}$ . If the CAN bus has been inactive for less than  $t_{to(silence)}$ , the CAN transceiver switches first to CAN Offline Bias mode and then to CAN Offline mode once the bus has been silent for  $t_{to(silence)}$ .

The CAN transceiver switches to CAN Offline/Offline Bias mode from CAN Active mode if CMC = 01 and  $V_{CAN}$  drops below the 90 % undervoltage threshold or the voltage on V1 drops below the V1 reset threshold (CMC = 01 or 10).

The CAN transceiver switches to CAN Offline mode:

- from CAN Offline Bias mode if no activity is detected on the bus (no CAN edges) for t > t<sub>to(silence)</sub> OR
- when the SBC switches from Off or Overtemp mode to Reset mode

The CAN transceiver switches from CAN Offline mode to CAN Offline Bias mode if:


- a standard wake-up pattern is detected on the CAN bus OR
- the SBC is in Normal mode, CMC = 01 or 10 and  $V_{CAN}$  < 90 %

#### 7.8.1.4 CAN Off mode

The CAN transceiver is switched off completely with the bus lines floating when:

- the SBC switches to Off or Overtemp mode OR
- V<sub>BAT</sub> falls below the CAN receiver undervoltage detection threshold, V<sub>uvd(CAN)</sub>


It will be switched on again on entering CAN Offline mode when  $V_{BAT}$  rises above the undervoltage recovery threshold ( $V_{uvr(CAN)}$ ) and the SBC is no longer in Off/Overtemp mode. CAN Off mode prevents reverse currents flowing from the bus when the battery supply to the SBC is lost.



# 7.8.2 CAN standard wake-up (partial networking not enabled)

If the CAN transceiver is in Offline mode and CAN wake-up is enabled (CWE = 1), but CAN selective wake-up is disabled (CPNC = 0 or PNCOK = 0), the UJA1169A monitors the bus for a wake-up pattern.

A filter at the receiver input prevents unwanted wake-up events occurring due to automotive transients or EMI. A dominant-recessive-dominant wake-up pattern must be transmitted on the CAN bus within the wake-up time-out time ( $t_{to(wake)bus}$ ) to pass the wake-up filter and trigger a wake-up event (see <u>Figure 10</u>; note that additional pulses may occur between the recessive/dominant phases). The recessive and dominant phases must last at least  $t_{wake(busec)}$  and  $t_{wake(busdom)}$ , respectively.



When a valid CAN wake-up pattern is detected on the bus, wake-up bit CW in the Transceiver event status register is set (see <u>Table 29</u>) and pin RXD is driven LOW. If the SBC was in Sleep mode when the wake-up pattern was detected, V1 is enabled to supply the microcontroller and the SBC switches to Standby mode via Reset mode.

# 7.8.2.1 CAN control register

Bit	Symbol	Access	Value	Description
7	reserved	R	-	
6	CFDC <sup>[1]</sup>	R/W		CAN FD control:
			0	CAN FD tolerance disabled
			1	CAN FD tolerance enabled
5	PNCOK <sup>[1]</sup>	R/W		CAN partial networking configuration OK:
			0	partial networking register configuration invalid (wake-up via standard wake-up pattern only)
			1	partial networking registers configured successfully
4	CPNC <sup>[1]</sup>	R/W		CAN partial networking control:
			0	disable CAN selective wake-up
			1	enable CAN selective wake-up
3:2	reserved	R	-	

#### Table 16. CAN control register (address 20h)

UJA1169A

Bit	Symbol	Access	Value	Description
1:0	CMC	R/W		CAN transceiver operating mode selection (available when UJA1169A is in Normal mode; MC = 111):
			00	Offline mode
			01	Active mode; see Section 7.8.1.1
			10	Active mode; see Section 7.8.1.1
			11	Listen-only mode

#### Table 16. CAN control register (address 20h) ...continued

[1] UJA1169ATK/F and UJA1169ATK/X/F only; otherwise reserved.

# 7.8.2.2 Transceiver status register

Table 17.	Transceiver	status	reaister	(address	22h)
		otatao	. ogiotoi	14441000	

Bit	Symbol	Access	Value	Description
7	CTS	R		CAN transceiver status:
			0	CAN transceiver not in Active mode
			1	CAN transceiver in Active mode
6	CPNERR <sup>[1]</sup>	R		CAN partial networking error:
			0	no CAN partial networking error detected (PNFDE = 0 AND PNCOK = 1)
			1	CAN partial networking error detected (PNFDE = 1 OR PNCOK = 0; wake-up via standard wake-up pattern only)
5	CPNS <sup>[1]</sup>	R		CAN partial networking status:
			0	CAN partial networking configuration error detected (PNCOK = 0)
			1	CAN partial networking configuration ok (PNCOK = 1)
4	COSCS[1]	R		CAN oscillator status:
			0	CAN partial networking oscillator not running at target frequency
			1	CAN partial networking oscillator running at target frequency
3	CBSS	R		CAN bus silence status:
			0	CAN bus active (communication detected on bus)
			1	CAN bus inactive (for longer than t <sub>to(silence)</sub> )
2	reserved	R	-	
1	VCS <sup>[2]</sup>	R		V <sub>CAN</sub> status:
			0	CAN supply voltage is above the undervoltage threshold, $V_{\text{uvd}(\text{CAN})}$
			1	CAN supply voltage is below the undervoltage threshold, $V_{\text{uvd}(\text{CAN})}$
0	CFS	R		CAN failure status:
			0	no TXD dominant time-out event detected
			1	CAN transmitter disabled due to a TXD dominant time-out event

[1] UJA1169ATK/F and UJA1169ATK/X/F only; otherwise reserved reading 0.

[2] Only active when CMC = 01.

# 7.9 CAN partial networking (UJA1169A /F variants only)

Partial networking allows nodes in a CAN network to be selectively activated in response to dedicated wake-up frames (WUF). Only nodes that are functionally required are active on the bus while the other nodes remain in a low-power mode until needed.

If both CAN wake-up (CWE = 1) and CAN selective wake-up (CPNC = 1) are enabled, and the partial networking registers are configured correctly (PNCOK = 1), the transceiver monitors the bus for dedicated CAN wake-up frames.

# 7.9.1 Wake-up frame (WUF)

A wake-up frame is a CAN frame according to ISO11898-1:2003, consisting of an identifier field (ID), a Data Length Code (DLC), a data field and a Cyclic Redundancy Check (CRC) code including the CRC delimiter.

The wake-up frame format, standard (11-bit) or extended (29-bit) identifier, is selected via bit IDE in the Frame control register (Table 21).

A valid WUF identifier is defined and stored in the ID registers (Table 19). An ID mask can be defined to allow a group of identifiers to be recognized as valid by an individual node. The identifier mask is defined in the ID mask registers (Table 20), where a 1 means 'don't care'.

In the example illustrated in Figure 11, based on the standard frame format, the 11-bit identifier is defined as 1A0h. The identifier is stored in ID registers 2 (29h) and 3 (2Ah). The three least significant bits of the ID mask, bits 2 to 4 of Mask register 2 (2Dh), are 'don't care'. This means that any of eight different identifiers will be recognized as valid in the received WUF (from 1A0h to 1A7h).

0x1A0 stored in ID registers 2 and 3		0	1	1	0	1	0	0	0	0	C
U U											
ID mask: 0x007 stored in Mask registers 2 and 3	0	0	0	0	0	0	0	0	1	1	1
Valid Wake-Up Ide	ntifiers: 0	(1A0 to 0	)x1A7								

rig 11. Evaluating the ID field in a selective wake-up frame

The data field indicates the nodes to be woken up. Within the data field, groups of nodes can be predefined and associated with bits in a data mask. By comparing the incoming data field with the data mask, multiple groups of nodes can be woken up simultaneously with a single wake-up message.


The data length code (bits DLC in the Frame control register; Table 21) determines the number of data bytes (between 0 and 8) expected in the data field of a CAN wake-up frame. If one or more data bytes are expected (DLC  $\neq$  0000), at least one bit in the data

UJA1169A

field of the received wake-up frame must be set to 1 and at least one equivalent bit in the associated data mask register in the transceiver (see <u>Table 22</u>) must also be set to 1 for a successful wake-up. Each matching pair of 1s indicates a group of nodes to be activated (since the data field is up to 8 bytes long, up to 64 groups of nodes can be defined). If DLC = 0, a data field is not expected.

In the example illustrated in Figure 12, the data field consists of a single byte (DLC = 1). This means that the data field in the incoming wake-up frame is evaluated against data mask 7 (stored at address 6Fh; see Table 22 and Figure 13). Data mask 7 is defined as 10101000 in the example, indicating that the node is assigned to three groups (Group1, Group 3 and Group 5).

The received message shown in <u>Figure 12</u> could, potentially, wake up four groups of nodes: groups 2, 3, 4 and 5. Two matches are found (groups 3 and 5) when the message data bits are compared with the configured data mask (DM7).



Optionally, the data length code and the data field can be excluded from the evaluation of the wake-up frame. If bit PNDM = 0, only the identifier field is evaluated to determine if the frame contains a valid wake-up message. If PNDM = 1 (the default value), the data field is included for wake-up filtering.

When PNDM = 0, a valid wake-up message is detected and a wake-up event is captured (and CW is set to 1) when:

- the identifier field in the received wake-up frame matches the pattern in the ID registers after filtering AND
- the CRC field in the received frame (including a recessive CRC delimiter) was received without error

When PNDM = 1, a valid wake-up message is detected when:

- the identifier field in the received wake-up frame matches the pattern in the ID registers after filtering AND
- the frame is not a Remote frame AND
- the data length code in the received message matches the configured data length code (bits DLC) AND
- if the data length code is greater than 0, at least one bit in the data field of the received frame is set and the corresponding bit in the associated data mask register is also set AND
- the CRC field in the received frame (including a recessive CRC delimiter) was received without error

If the UJA1169A receives a CAN message containing errors (e.g. a 'stuffing' error) that are transmitted in advance of the ACK field, an internal error counter is incremented. If a CAN message is received without any errors appearing in front of the ACK field, the counter is decremented. Data received after the CRC delimiter and before the next Start of Frame (SOF) is ignored by the partial networking module. If the counter overflows (counter > 31), a frame detect error is captured (PNFDE = 1) and the device wakes up; the counter is reset to zero when the bias is switched off and partial networking is re-enabled.

Partial networking is assumed to be configured correctly when PNCOK is set to 1 by the application software. The UJA1169A clears PNCOK after a write access to any of the CAN partial networking configuration registers (see <u>Section 7.9.3</u>).

If selective wake-up is disabled (CPNC = 0) or partial networking is not configured correctly (PNCOK = 0), and the CAN transceiver is in Offline mode with wake-up enabled (CWE = 1), then any valid wake-up pattern according to ISO 11898-2:2016 will trigger a wake-up event.

If the CAN transceiver is not in Offline mode (CMC  $\neq$  00) or CAN wake-up is disabled (CWE = 0), all wake-up patterns on the bus are ignored.

CAN bit rates of 50 kbit/s, 100 kbit/s, 125 kbit/s, 250 kbit/s, 500 kbit/s and 1Mbit/s are supported during selective wake-up. The bit rate is selected via bits CDR (see Table 18).

# 7.9.2 CAN FD frames

CAN FD stands for 'CAN with Flexible Data-Rate'. It is based on the CAN protocol as defined in ISO 11898-1:2015.

CAN FD is being gradually introduced into automotive market. In time, all CAN controllers will be required to comply with the new standard (enabling 'FD-active' nodes) or at least to tolerate CAN FD communication (enabling 'FD-passive' nodes). The UJA1169ATK/F, UJA1169ATK/F/3 and UJA1169ATK/X/F support FD-passive features by means of a dedicated implementation of the partial networking protocol.

The /F variants can be configured to recognize CAN FD frames as valid CAN frames. When CFDC = 1, the error counter is decremented every time the control field of a CAN FD frame is received. The UJA1169Axx/F remains in low-power mode (CAN FD-passive) with partial networking enabled. CAN FD frames are never recognized as valid wake-up frames, even if PNDM = 0 and the frame contains a valid ID. After receiving the control field of a CAN FD frame, the UJA1169Axx/F ignores further bus signals until idle is again detected.

CAN FD passive is supported up to a ratio of one-to-eight between arbitration and data bit rates, without unwanted wake-ups. The CAN FD filter parameter defined in ISO 11898-2:2016 and SAE J2284 is supported up to a ratio of one-to-four, with a maximum supported bit data bit rate of 2 Mbit/s and a maximum arbitration speed of 500 kbit/s.

CAN FD frames are interpreted as frames with errors by the partial networking module when CFDC = 0. So the error counter is incremented when a CAN FD frame is received. If the ratio of CAN FD frames to valid CAN frames exceeds the threshold that triggers error counter overflow, bit PNFDE is set to 1 and the device wakes up.

# 7.9.3 CAN partial networking configuration registers

Dedicated registers are provided for configuring CAN partial networking.

# 7.9.3.1 Data rate register

Bit	Symbol	Access	Value	Description
7:3	reserved	R	-	
2:0	CDR	R/W		CAN data rate selection:
			000	50 kbit/s
			001	100 kbit/s
			010	125 kbit/s
			011	250 kbit/s
			100	reserved (intended for future use; currently selects 500 kbit/s)
			101	500 kbit/s
			110	reserved (intended for future use; currently selects 500 kbit/s)
			111	1000 kbit/s

#### Table 18. Data rate register (address 26h)

# 7.9.3.2 ID registers

#### Table 19. ID registers 0 to 3 (addresses 27h to 2Ah)

Addr.	Bit	Symbol	Access	Value	Description		
27h	7:0	ID07:ID00	R/W	-	bits ID07 to ID00 of the extended frame format		
28h	7:0	ID15:ID08	R/W	-	bits ID15 to ID08 of the extended frame format		
29h	7:2	ID23:ID18	R/W	-	bits ID23 to ID18 of the extended frame format bits ID05 to ID00 of the standard frame format		
	1:0	ID17:ID16	R/W	-	bits ID17 to ID16 of the extended frame format		
2Ah	7:5	reserved	R	-			
	4:0	ID28:ID24	R/W	-	bits ID28 to ID24 of the extended frame format bits ID10 to ID06 of the standard frame format		

# 7.9.3.3 ID mask registers

# Table 20. ID mask registers 0 to 3 (addresses 2Bh to 2Eh)

Addr.	Bit	Symbol	Access	Value	Description
2Bh	7:0	M07:M00	R/W	-	mask bits ID07 to ID00 of the extended frame format
2Ch	7:0	M15:M08	R/W	-	mask bits ID15 to ID08 of the extended frame format
2Dh	7:2	M23:M18	R/W	-	mask bits ID23 to ID18 of the extended frame format mask bits ID05 to ID00 of the standard frame format
	1:0	M17:M16	R/W	-	mask bits ID17 to ID16 of the extended frame format
2Eh	7:5	reserved	R	-	
	4:0	M28:M24	R/W	-	mask bits ID28 to ID24 of the extended frame format mask. bits ID10 to ID06 of the standard frame format

#### 7.9.3.4 Frame control register


# Table 21. Frame control register (address 2Fh)

Bit	Symbol	Access	Value	e Description	
7	IDE	R/W	-	identifier format:	
			0	standard frame format (11-bit)	
			1	extended frame format (29-bit)	
6	PNDM	R/W	-	partial networking data mask:	
			0	data length code and data field are 'don't care' for wake-up	
			1	data length code and data field are evaluated at wake-up	
5:4	reserved	R	-		
3:0	DLC	R/W		number of data bytes expected in a CAN frame:	
			0000	0	
			0001	1	
			0010	2	
			0011	3	
			0100	4	
			0101	5	
			0110	6	
			0111	7	
			1000	8	
			1001 to 1111	tolerated, 8 bytes expected	

# 7.9.3.5 Data mask registers

#### Table 22. Data mask registers (addresses 68h to 6Fh)

		•			· · · · · · · · · · · · · · · · · · ·
Addr.	Bit	Symbol	Access	Value	Description
68h	7:0	DM0	R/W	-	data mask 0 configuration
69h	7:0	DM1	R/W	-	data mask 1 configuration
6Ah	7:0	DM2	R/W	-	data mask 2 configuration
6Bh	7:0	DM3	R/W	-	data mask 3 configuration
6Ch	7:0	DM4	R/W	-	data mask 4 configuration
6Dh	7:0	DM5	R/W	-	data mask 5 configuration
6Eh	7:0	DM6	R/W	-	data mask 6 configuration
6Fh	7:0	DM7	R/W	-	data mask 7 configuration



# 7.10 CAN fail-safe features

# 7.10.1 TXD dominant time-out

A TXD dominant time-out timer is started when pin TXD is forced LOW while the transceiver is in CAN Active Mode. The transmitter is disabled if the LOW state on pin TXD persists for longer than the TXD dominant time-out time ( $t_{to(dom)TXD}$ ), releasing the bus lines to recessive state. This function prevents a hardware and/or software application failure from driving the bus lines to a permanent dominant state (blocking all network communications). The TXD dominant time-out time is reset when pin TXD goes HIGH. The TXD dominant time-out time also defines the minimum possible bit rate of 4.4 kbit/s.

When the TXD dominant time-out time is exceeded, a CAN failure event is captured (CF = 1; see <u>Table 29</u>), if enabled (CFE = 1; see <u>Table 33</u>). In addition, the status of the TXD dominant time-out can be read via the CFS bit in the Transceiver status register (<u>Table 17</u>) and bit CTS is cleared.

# 7.10.2 Pull-up on TXD pin

Pin TXD has an internal pull-up towards V1 to ensure a safe defined recessive driver state in case the pin is left floating.

# 7.10.3 V<sub>CAN</sub> undervoltage event

When CMC = 01, a CAN failure event is captured (CF = 1), if enabled, when the supply to the CAN transceiver falls below the undervoltage detection threshold,  $V_{uvd(CAN)}$ . In addition, status bit VCS is set to 1.

UJA1169A

# 7.10.4 Loss of power at pin BAT

When power is lost at pin BAT, the SBC behaves passively towards the CAN-bus pins, disabling the bias circuitry. This ensures that a loss of power at BAT does not affect ongoing communication between nodes on the network.

# 7.11 Wake-up and interrupt event handling

# 7.11.1 WAKE pin

Local wake-up is enabled via bits WPRE and WPFE in the WAKE pin event capture enable register (see <u>Table 34</u>). A wake-up event is triggered by a LOW-to-HIGH (if WPRE = 1) and/or a HIGH-to-LOW (if WPFE = 1) transition on the WAKE pin. This arrangement allows for maximum flexibility when designing a local wake-up circuit. In applications that do not use the local wake-up facility, local wake-up should be disabled and the WAKE pin connected to GND.

# 7.11.1.1 WAKE pin status register

Bit	Symbol	Access	Value	Description
7:2	reserved	R	-	
1	WPVS	R	WAKE pin status:	
			0	voltage on WAKE pin below switching threshold $(V_{th(sw)})$
			1	voltage on WAKE pin above switching threshold $(V_{th(sw)})$
0	reserved	R	-	

#### Table 23. WAKE pin status register (address 4Bh)

While the SBC is in Normal mode, the status of the voltage on pin WAKE can always be read via bit WPVS. Otherwise, WPVS is only valid if local wake-up is enabled (WPRE = 1 and/or WPFE = 1).

# 7.11.2 Wake-up diagnosis

Wake-up and interrupt event diagnosis in the UJA1169A is intended to provide the microcontroller with information on the status of a range of features and functions. This information is stored in the event status registers (<u>Table 27</u> to <u>Table 29</u>) and is signaled on pin RXD, if enabled.

A distinction is made between regular wake-up events and interrupt events.

# Table 24. Regular eventsSymbolEventPower-onDescriptionCWCAN wake-updisabledsee Transceiver event s

_	,				
C	CW	CAN wake-up	disabled	see Transceiver event status register ( <u>Table 29</u> )	
۷	VPR	rising edge on WAKE pin	disabled	see WAKE pin event capture status register	
۷	VPF	falling edge on WAKE pin	disabled	( <u>Table 30</u> )	

	Diagnostic events		
Symbol	Event	Power-on	Description
PO	power-on	always enabled	see System event status register
OTW	overtemperature warning	disabled	( <u>Table 27</u> )
SPIF	SPI failure	disabled	_
WDF	watchdog failure	always enabled	_
V20[1]	V2 overvoltage	disabled	see Supply event status register
VEXTO <sup>[2]</sup>	VEXT overvoltage	disabled	( <u>Table 28</u> )
V2U[1]	V2 undervoltage	disabled	_
VEXTU <sup>[2]</sup>	VEXT undervoltage	disabled	_
V1U	V1 undervoltage	disabled	_
PNFDE <sup>[3]</sup>	PN frame detection error	always enabled	see Transceiver event status register
CBS	CAN -bus silence	disabled	( <u>Table 29</u> )
CF	CAN failure	disabled	

# Table 25.Diagnostic events

[1] UJA1169ATK, UJA1169ATK/3, UJA1169ATK/F and UJA1169ATK/F/3 only.

[2] UJA1169ATK/X and UJA1169ATK/X/F only.

[3] UJA1169ATK/F, UJA1169ATK/F/3 and UJA1169ATK/X/F only; otherwise reserved.

PO, WDF and PNFDE interrupts are always enabled and thus captured. Wake-up and interrupt detection can be enabled/disabled for the remaining events individually via the event capture enable registers (Table 31 to Table 33).

If an event occurs while the associated event capture function is enabled, the relevant event status bit is set. If the transceiver is in CAN Offline mode with V1 active (SBC Normal or Standby mode), pin RXD is forced LOW to indicate that a wake-up or interrupt event has been detected. If the UJA1169A is in sleep mode when the event occurs, the microcontroller supply, V1, is activated and the SBC switches to Standby mode (via Reset mode).

The microcontroller can monitor events via the event status registers. An extra status register, the Global event status register (<u>Table 26</u>), is provided to help speed up software polling routines. By polling the Global event status register, the microcontroller can quickly determine the type of event captured (system, supply, transceiver or WAKE pin) and then query the relevant event status register (<u>Table 27</u>, <u>Table 28</u>, <u>Table 29</u> or <u>Table 30</u> respectively).

After the event source has been identified, the status flag should be cleared (set to 0) by writing 1 to the relevant bit (writing 0 will have no effect). A number of status bits can be cleared in a single write operation by writing 1 to all relevant bits.

It is strongly recommended to clear only the status bits that were set to 1 when the status registers were last read. This precaution ensures that events triggered just before the write access are not lost.

# 7.11.3 Interrupt/wake-up delay

If interrupt or wake-up events occur very frequently while the transceiver is in CAN Offline mode, they can have a significant impact on the software processing time (because pin RXD is repeatedly driven LOW, requiring a response from the microcontroller each time an interrupt/wake-up is generated). The UJA1169A incorporates an event delay timer to limit the disturbance to the software.

When one of the event capture status bits is cleared, pin RXD is released (HIGH) and a timer is started. If further events occur while the timer is running, the relevant status bits are set. If one or more events are pending when the timer expires after  $t_{d(event)}$ , pin RXD goes LOW again to alert the microcontroller. In this way, the microcontroller is interrupted once to process a number of events rather than several times to process individual events.

If all events are cleared while the timer is running, RXD remains HIGH after the timer expires, since there are no pending events. The event capture registers can be read at any time.

The event capture delay timer is stopped immediately when pin RSTN goes low (triggered by a HIGH-to-LOW transition on the pin). RSTN is driven LOW when the SBC enters Reset, Sleep, Overtemp and Off modes. A pending event is signaled on pin RXD when the SBC enters Sleep mode.

# 7.11.4 Sleep mode protection

The wake-up event capture function is critical when the UJA1169A is in Sleep mode, because the SBC only leaves Sleep mode in response to a captured wake-up event. To avoid potential system deadlocks, the SBC distinguishes between regular and diagnostic events (see <u>Section 7.11</u>). Wake-up events (via the CAN bus or the WAKE pin) are classified as regular events; diagnostic events signal failure/error conditions or state changes. At least one regular wake-up event must be enabled before the UJA1169A can switch to Sleep mode. Any attempt to enter Sleep mode while all regular wake-up events are disabled triggers a system reset.

Another condition that must be satisfied before the UJA1169A can switch to Sleep mode is that all event status bits must be cleared. If an event is pending when the SBC receives a Sleep mode command (MC = 001), it immediately switches to Reset mode. This condition applies to both regular and diagnostic events.

Sleep mode can be permanently disabled in applications where, for safety reasons, the supply voltage to the host controller must never be cut off. Sleep mode is permanently disabled by setting the Sleep control bit (SLPC) in the SBC configuration register (see <u>Table 9</u>) to 1. This register is located in the non-volatile memory area of the device. When SLPC = 1, a Sleep mode SPI command (MC = 001) triggers an SPI failure event instead of a transition to Sleep mode.

# 7.11.5 Event status and event capture registers

After an event source has been identified, the status flag should be cleared (set to 0) by writing 1 to the relevant status bit (writing 0 will have no effect).

# 7.11.5.1 Event status registers

Table 26. Global event status register (address 60
--

Bit	Symbol	Access	Value	Description
7:4	reserved	R	-	
3	WPE	R		WAKE pin event:
			0	no pending WAKE pin event
			1	WAKE pin event pending at address 64h
2	TRXE	R		transceiver event:
			0	no pending transceiver event
			1	transceiver event pending at address 63h
1	SUPE	R		supply event:
			0	no pending supply event
			1	supply event pending at address 62h
0	SYSE	E R		system event:
			0	no pending system event
			1	system event pending at address 61h

### Table 27. System event status register (address 61h)

Bit	Symbol	Access	Value	Description
7:5	reserved	R	-	
4 PO	R/W		power-on:	
			0	no recent battery power-on
			1	the UJA1169A has left Off mode after battery power-on
3	reserved	R	-	
2	2 OTW	R/W		overtemperature warning:
			0	overtemperature not detected
			1	the global chip temperature has exceeded the overtemperature warning threshold, T <sub>th(warn)otp</sub> (not in Sleep mode)
1	SPIF	R/W		SPI failure:
			0	no SPI failure detected
			1	SPI clock count error (only 16-, 24- and 32-bit commands are valid), illegal WMC, NWP or MC code or attempted write access to locked register (not in Sleep mode)

Bit	Symbol	Access	Value	Description
0	WDF	R/W		watchdog failure:
			0	no watchdog failure event captured
			1	<ul> <li>watchdog overflow in Window or Timeout mode or watchdog triggered too early in Window mode; a system reset is triggered immediately in response to a watchdog failure in Window mode; when the watchdog overflows in Timeout mode, a system reset is only performed if a WDF is already pending (WDF = 1)</li> </ul>

#### Table 27. System event status register (address 61h) ...continued

#### Table 28. Supply event status register (address 62h)

Bit	Symbol	Access	Value	Description
7:3	reserved	R	-	
2	V20[1]/	R/W		V2/VEXT overvoltage:
	VEXTO <sup>[2]</sup>		0	no V2/VEXT overvoltage event captured
			1	V2/VEXT overvoltage event captured
1	V2U[1]/	R/W		V2/VEXT undervoltage:
	VEXTU <sup>[2]</sup>		0	no V2/VEXT undervoltage event captured
			1	V2/VEXT undervoltage event captured
0	V1U	R/W		V1 undervoltage:
			0	no V1 undervoltage event captured
			1	voltage on V1 has dropped below the 90 % undervoltage threshold while V1 is active (event is not captured in Sleep mode because V1 is off); V1U event capture is independent of the setting of bits V1RTC

[1] UJA1169ATK, UJA1169ATK/3, UJA1169ATK/F and UJA1169ATK/F/3 only.

[2] UJA1169ATK/X and UJA1169ATK/X/F only.

Bit	Symbol	Access	Value	Description
7:6	reserved	R	-	
5	PNFDE	R/W		partial networking frame detection error:
			0	no partial networking frame detection error detected
			1	partial networking frame detection error detected
4	CBS	R/W		CAN bus status:
			0	CAN bus active
			1	no activity on CAN bus for $t_{to(silence)}$ (detected only when CBSE = 1 while bus active)
3:2	reserved	R	-	

#### Table 29. Transceiver event status register (address 63h)

Bit	Symbol	Access	Value	Description
1	CF R/W	R/W		CAN failure:
			0	no CAN failure detected
			1	$\begin{array}{c} (CMC = 01 \& CAN \ transceiver \ deactivated \ due \ to \\ V_{CAN} \ undervoltage) \ OR \ dominant \ clamped \ TXD \\ (not \ in \ Sleep \ mode) \end{array}$
0	CW	R/W		CAN wake-up:
			0	no CAN wake-up event detected
			1	CAN wake-up event detected while the transceiver is in CAN Offline Mode

## Table 29. Transceiver event status register (address 63h) ...continued

# Table 30. WAKE pin event status register (address 64h)

Bit	Symbol	Access	Value	Description
7:2	reserved	R	-	
1 WPR	R/W		WAKE pin rising edge:	
			0	no rising edge detected on WAKE pin
			1	rising edge detected on WAKE pin
0	WPF R/W		WAKE pin falling edge:	
		0	no falling edge detected on WAKE pin	
			1	falling edge detected on WAKE pin

### 7.11.5.2 Event capture enable registers

#### Table 31. System event capture enable register (address 04h)

Bit	Symbol	Access	Value	Description
7:3	reserved	R	-	
2	OTWE	R/W		overtemperature warning enable:
			0	overtemperature warning disabled
			1	overtemperature warning enabled
1	SPIFE	R/W		SPI failure enable:
			0	SPI failure detection disabled
			1	SPI failure detection enabled
0	reserved	R	-	

# Table 32. Supply event capture enable register (address 1Ch)

Bit	Symbol	Access	Value	Description
7:3	reserved	R	-	
2 V2OE[1]/		R/W		V2/VEXT overvoltage enable:
	VEXTOE <sup>[2]</sup>	EXTOE	0	V2/VEXT overvoltage detection disabled
			1	V2/VEXT overvoltage detection enabled
1 V2UE[1]/	R/W		V2/VEXT undervoltage enable:	
	VEXTUE <sup>[2]</sup>	TUE <sup>[2]</sup> 0	0	V2/VEXT undervoltage detection disabled
			1	V2/VEXT undervoltage detection enabled

Bit	Symbol	Access	Value	Description
0	V1UE	R/W		V1 undervoltage enable:
			0	V1 undervoltage detection disabled
			1	V1 undervoltage detection enabled

#### Table 32. Supply event capture enable register (address 1Ch) ...continued

[1] UJA1169ATK, UJA1169ATK/3, UJA1169ATK/F and UJA1169ATK/F/3 only.

[2] UJA1169ATK/X and UJA1169ATK/X/F only.

#### Table 33. Transceiver event capture enable register (address 23h)

Bit	Symbol	Access	Value	Description
7:5	reserved	R	-	
4	CBSE	R/W		CAN bus silence enable:
			0	CAN bus silence detection disabled
			1	CAN bus silence detection enabled
3:2	reserved	R	-	
1	CFE	R/W		CAN failure enable:
			0	CAN failure detection disabled
			1	CAN failure detection enabled
0	CWE	R/W		CAN wake-up enable:
			0	CAN wake-up detection disabled
			1	CAN wake-up detection enabled

### Table 34. WAKE pin event capture enable register (address 4Ch)

Bit	Symbol	Access	Value	Description
7:2	reserved	R	-	
1	WPRE	R/W	WAKE pin rising-edge enable:	
			0	rising-edge detection on WAKE pin disabled
			1	rising-edge detection on WAKE pin enabled
0	WPFE	R/W		WAKE pin falling-edge enable:
			0	falling-edge detection on WAKE pin disabled
			1	falling-edge detection on WAKE pin enabled

# 7.12 Non-volatile SBC configuration

The UJA1169A contains Multiple Time Programmable Non-Volatile (MTPNV) memory cells that allow some of the default device settings to be reconfigured. The MTPNV memory address range is from 73h to 74h. For details, see Table 9 and Table 12.

# 7.12.1 Programming MTPNV cells

NXP delivers the UJA1169A in so-called 'Forced Normal' mode, also referred to as the 'factory preset' configuration. In order to change the default settings, the device must be in Forced Normal mode with FNMC = 1 and NVMPS = 1. In Forced Normal mode, the watchdog is disabled, all regulators are on and the CAN transceiver is in Active mode.

#### UJA1169A

If the device has been programmed previously, the factory presets may need to be restored before reprogramming can begin (see <u>Section 7.12.2</u>). When the factory presets have been restored successfully, a system reset is generated automatically and UJA1169A switches back to Forced Normal mode.

Programming of the non-volatile memory (NVM) registers is performed in two steps. First, the required values are written to addresses 73h and 74h. In the second step, reprogramming is confirmed by writing the correct CRC value to the MTPNV CRC control register (see <u>Section 7.12.1.2</u>). The SBC starts reprogramming the MTPNV cells as soon as the CRC value has been validated. If the CRC value is not correct, reprogramming is aborted. On completion, a system reset is generated to indicate that the MTPNV cells have been reprogrammed successfully. Note that the MTPNV cells cannot be read while they are being reprogrammed.

After an MTPNV programming cycle has been completed, the NVM is protected from being overwritten.

The MTPNV cells can be reprogrammed a maximum of 200 times ( $N_{cy(W)MTP}$ ; see Table 53). Bit NVMPS in the MTPNV status register (Table 35) indicates whether the non-volatile cells can be reprogrammed. This register also contains a write counter, WRCNTS, that is incremented each time the MTPNV cells are reprogrammed (up to a maximum value of 111111; there is no overflow; performing a factory reset also increments the counter). This counter is provided for information purposes only; reprogramming will not be rejected when it reaches its maximum value.

An error correction code status bit, ECCS, is set to indicate the CRC check mechanism in the SBC has detected and corrected a single bit failure in non-volatile memory. If more than one bit failure is detected, the SBC will not restart after MTPNV reprogramming. Check the ECCS flag at the end of the production cycle to verify the content of non-volatile memory. When this flag is set, it indicates a device or ECU failure.

# 7.12.1.1 MTPNV status register

Bit	Symbol	Access	Value	Description			
7:2	WRCNTS	R		write counter status:			
			XXXXXX	contains the number of times the MTPNV cells were reprogrammed			
1	ECCS	R	error correction code status:				
			0	no bit failure detected in non-volatile memory			
			1	bit failure detected and corrected in non-volatile memory			
0	NVMPS	R		non-volatile memory programming status:			
			0	MTPNV memory cannot be overwritten			
			1[1]	MTPNV memory is ready to be reprogrammed			

#### Table 35. MTPNV status register (address 70h)

[1] Factory preset value.


## 7.12.1.2 MTPNV CRC control register

The cyclic redundancy check value stored in bits CRCC in the MTPNV CRC control register is calculated using the data written to registers 73h and 74h.

Table 36.	MTPNV	CRC	control	register	(address	75h)
-----------	-------	-----	---------	----------	----------	------

Bit	Symbol	Access	Value	Description
7:0	CRCC	R/W		cyclic redundancy check control:
			-	CRC control data

The CRC value is calculated using the data representation shown in <u>Figure 14</u> and the modulo-2 division with the generator polynomial:  $X^8 + X^5 + X^3 + X^2 + X + 1$ . The result of this operation must be bitwise inverted.



The following parameters can be used to calculate the CRC value (e.g. via the AUTOSAR method):

#### Table 37. Parameters for CRC coding

Parameter	Value
CRC result width	8 bits
Polynomial	2Fh
Initial value	FFh
Input data reflected	no
Result data reflected	no
XOR value	FFh

Alternatively, the following algorithm can be used:

```
data = 0 // unsigned byte
crc = FFh
for i = 0 to 1
    data = content_of_address(73h + i) EXOR crc
    for j = 0 to 7
        if data ≥ 128
            data = data * 2 // shift left by 1
            data = data EXOR 2Fh
            else
                 data = data * 2 // shift left by 1
            next j
            crc = data
next i
crc = crc EXOR FFh
```

# 7.12.2 Restoring factory preset values

Factory preset values are restored if the following conditions apply continuously for at least  $t_{d(MTPNV)}$  during battery power-up:

- pin RSTN is held LOW
- CANH is pulled up to V<sub>BAT</sub>
- CANL is pulled down to GND

After the factory preset values have been restored, the SBC performs a system reset and enters Forced Normal mode. Since the CAN bus is clamped dominant, pin RXD is forced LOW during the factory preset restore process. A rising edge on pin RXD indicates the end of the factory preset restore process (i.e. after  $t_{d(MTPNV)}$ ). Due to bit PO being set after power-on, pin RXD goes LOW again during the system reset.

Note that the write counter, WRCNTS, in the MTPNV status register is incremented every time the factory presets are restored.

# 7.13 Device identification

# 7.13.1 Device identification register

A byte is reserved at address 7Eh for a product identification code used to distinguish the different UJA1169A derivatives.

Bit	Symbol	Access	Value	Description
7:0	IDS[7:0]	R		identification status:
			CFh	UJA1169ATK
			C9h	UJA1169ATK/3
			EFh	UJA1169ATK/F
			E9h	UJA1169ATK/F/3
			CEh	UJA1169ATK/X
			EEh	UJA1169ATK/X/F

#### Table 38. Identification register (address 7Eh)

# 7.14 Register locking

Sections of the register address area can be write-protected to protect against unintended modifications. This facility only protects locked bits from being modified via the SPI and will not prevent the UJA1169A updating status registers etc.

# 7.14.1 Lock control register

Table 39.	Lock control	register	(address 0Ah)	
-----------	--------------	----------	---------------	--

10010								
Bit	Symbol	Access	Value	Description				
7	reserved	R	-					
6	LK6C	R/W		lock control 6: address area 68h to 6Fh - data mask (/F versions only)				
			0	SPI write access enabled				
			1	SPI write access disabled				

Bit	Symbol	Access	Value	Description
5	LK5C	R/W		lock control 5: address area 50h to 5Fh - unused register range
			0	SPI write access enabled
			1	SPI write access disabled
4	LK4C	R/W		lock control 4: address area 40h to 4Fh - WAKE pin control
			0	SPI write access enabled
			1	SPI write access disabled
	LK3C	R/W		lock control 3: address area 30h to 3Fh - unused register range
			0	SPI write access enabled
			1	SPI write access disabled
2	LK2C	R/W		lock control 2: address area 20h to 2Fh - transceiver control
			0	SPI write access enabled
			1	SPI write access disabled
1	LK1C	R/W		lock control 1: address area 10h to 1Fh - regulator control
			0	SPI write access enabled
			1	SPI write access disabled
0	LK0C	R/W		lock control 0: address area 06h to 09h - general-purpose memory
			0	SPI write access enabled
			1	SPI write access disabled

#### Table 39. Lock control register (address 0Ah) ...continued

# 7.15 General-purpose memory

UJA1169A allocates 4 bytes of memory as general-purpose registers for storing user information. The general-purpose registers can be accessed via the SPI at address 06h to 09h without read or write cycle limitations (see Table 40).


# 7.16 SPI

### 7.16.1 Introduction

The Serial Peripheral Interface (SPI) provides the communication link with the microcontroller, supporting multi-slave operations. The SPI is configured for full duplex data transfer, so status information is returned when new control data is shifted in. The interface also offers a read-only access option, allowing the application to read back registers without changing the register content.

The SPI uses four interface signals for synchronization and data transfer:


- SCSN: SPI chip select; active LOW
- SCK: SPI clock; default level is LOW due to low-power concept (pull-down)
- SDI: SPI data input
- SDO: SPI data output; floating when pin SCSN is HIGH



Bit sampling is performed on the falling edge of the clock and data is shifted in/out on the rising edge, as illustrated in <u>Figure 15</u>.

The SPI data in the UJA1169A is stored in a number of dedicated 8-bit registers. Each register is assigned a unique 7-bit address. Two bytes (16 bits) must be transmitted to the SBC for a single register read or write operation. The first byte contains the 7-bit address along with a 'read-only' bit (the LSB). The read-only bit must be 0 to indicate a write operation (if this bit is 1, a read operation is assumed and any data on the SDI pin is ignored). The second byte contains the data to be written to the register.

24- and 32-bit read and write operations are also supported. The register address is automatically incremented, once for a 24-bit operation and twice for a 32-bit operation, as illustrated in Figure 16.



The contents of the addressed registers are returned via pin SDO during an SPI data read or write operation,

The UJA1169A tolerates attempts to write to registers that do not exist. If the available address space is exceeded during a write operation, the data above the valid address range is ignored (without generating an SPI failure event).

A reserved bit can be read and (over)written without affecting device functionality; the read value should be ignored.

During a write operation, the UJA1169A monitors the number of SPI bits transmitted. If the number recorded is not 16, 24 or 32, then the write operation is aborted and an SPI failure event is captured (SPIF = 1).

If more than 32 bits are clocked in on pin SDI during a read operation, the data stream on SDI is reflected on SDO from bit 33 onwards.

UJA1169A

# 7.16.2 Register map

The addressable register space contains 128 registers with addresses from 00h to 7Fh. An overview of the register mapping is provided in <u>Table 40</u> to <u>Table 49</u>. The functionality of individual bits is discussed in more detail in relevant sections of the data sheet.

Address	Register Name	Bit:	Bit:							
		7	6	5	4	3	2	1	0	
00h	Watchdog control	WMC			reserved	NWP				
01h	Mode control	reserved					MC			
02h	Fail-safe control	reserved	eserved LHC RCC							
03h	Main status	reserved	OTWS	NMS	RSS	I				
04h	System event enable	reserved					OTWE	SPIFE	reserved	
05h	Watchdog status	reserved				FNMS	SDMS	WDS		
06h	Memory 0	GPM[7:0]								
07h	Memory 1	GPM[15:8	3]							
08h	Memory 2	GPM[23:1	GPM[23:16]							
09h	Memory 3	GPM[31:2	24]							
0Ah	Lock control	reserved	LK6C	LK5C	LK4C	LK3C	LK2C	LK1C	LK0C	

#### Table 40. Overview of primary control registers

#### Table 41. Overview of regulator control registers

Address	Register Name	Bit:	Bit:							
		7	6	5	4	3	2	1	0	
10h	Regulator control	reserved <sup>[1]</sup>	PDC	reserved		V2C <sup>[2]</sup> / VEXTC <sup>[3]</sup>		V1RTC <sup>[4]</sup>		
1Bh	Supply status	reserved					V2S <sup>[2]</sup> /VEXTS <sup>[3]</sup>		V1S	
1Ch	Supply event enable	reserved	reserved				V2OE <sup>[2]</sup> / VEXTOE <sup>[3]</sup>	V2UE <sup>[2]</sup> / VEXTUE <sup>[3]</sup>	V1UE	

[1] Reserved bits can be read and overwritten without affecting device functionality; default value at power-up is 00 (other reserved bits always return 0).

[2] UJA1169ATK, UJA1169ATK/3, UJA1169ATK/F and UJA1169ATK/F/3 only.

[3] UJA1169ATK/X and UJA1169ATK/X/F only.

[4] Fixed at 00 in UJA1169ATK/3 and UJA1169ATK/F/3.

#### Table 42. Overview of transceiver control and partial networking registers

Address	Register Name	Bit:								
		7	6	5	4	3	2	1	0	
20h	CAN control	reserved	CFDC <sup>[1]</sup>	PNCOK <sup>[1]</sup>	CPNC <sup>[1]</sup>	reserved	1	CMC		
22h	Transceiver status	CTS	CPNERR <sup>[1]</sup>	CPNS <sup>[1]</sup>	COSCS <sup>[1]</sup>	CBSS	reserved	VCS	CFS	
23h	Transceiver event enable	reserved			CBSE	reserved	1	CFE	CWE	
26h	Data rate	reserved					CDR <sup>[1]</sup>			
27h	Identifier 0	ID[7:0] <sup>[1]</sup>								
28h	Identifier 1	ID[15:8] <sup>[1]</sup>								
29h	Identifier 2	ID[23:16][1	D[23:16] <sup>[1]</sup>							

Address	Register Name	Bit:							
		7	6	5	4	3	2	1	0
2Ah	Identifier 3	reserved		ID[28:24][1]					
2Bh	Mask 0	M[7:0][1]							
2Ch	Mask 1	M[15:8][1	1						
2Dh	Mask 2	M[23:16]	[1]						
2Eh	Mask 3	reserved			M[28:24	4] <mark>[1]</mark>			
2Fh	Frame control	IDE[1]	PNDM <sup>[1]</sup>	reserved		DLC	1]		
68h	Data mask 0	DM0[7:0	<u>[1]</u>						
69h	Data mask 1	DM1[7:0	<u>[1]</u>						
6Ah	Data mask 2	DM2[7:0	<u>[1]</u>						
6Bh	Data mask 3	DM3[7:0	<u>[1]</u>						
6Ch	Data mask 4	DM4[7:0	<u>[1]</u>						
6Dh	Data mask 5	DM5[7:0	<u>[1]</u>						
6Eh	Data mask 6	DM6[7:0	DM6[7:0][1]						
6Fh	Data mask 7	DM7[7:0	<u>[1]</u>						

#### Table 42. Overview of transceiver control and partial networking registers ...continued

[1] UJA1169ATK/F, UJA1169ATK/F/3 and UJA1169ATK/X/F only; otherwise reserved.

#### Table 43. Overview of WAKE pin control and status registers

Address	Register Name	Bit:								
		7	6	5	4	3	2	1	0	
4Bh	WAKE pin status	reserved						WPVS	reserved	
4Ch	WAKE pin enable	reserved						WPRE	WPFE	

## Table 44. Overview of event capture registers

Address	Register Name	Bit:	Bit:									
		7	6	5	4	3	2	1	0			
60h	Global event status	reserved				WPE	TRXE	SUPE	SYSE			
61h	System event status	reserved			PO	reserved	OTW	SPIF	WDF			
62h	Supply event status	reserved					V2O <sup>[1]</sup> / VEXTO <sup>[2]</sup>	V2U[1]/ VEXTU[2]	V1U			
63h	Transceiver event status	reserved		PNFDE <sup>[3]</sup>	CBS	reserved		CF	CW			
64h	WAKE pin event status	reserved						WPR	WPF			

[1] UJA1169ATK, UJA1169ATK/3, UJA1169ATK/F and UJA1169ATK/F/3 only.

[2] UJA1169ATK/X and UJA1169ATK/X/F only.

[3] UJA1169ATK/F, UJA1169ATK/F/3 and UJA1169ATK/X/F only; otherwise reserved.

# Table 45. Overview of MTPNV status register

Address	Register Name	Bit:							
		7	6	5	4	3	2	1	0
70h	MTPNV status	WRCNTS						ECCS	NVMPS

Address	Register Name	Bit:	Bit:								
		7	6	5	4	3	2	1	0		
73h	Start-up control	reserved		RLC		V2SUC <sup>[1]</sup> / VEXTSUC <sup>[2]</sup>	reserved				

#### Table 46. Overview of Start-up control register

[1] UJA1169ATK, UJA1169ATK/3, UJA1169ATK/F and UJA1169ATK/F/3 only.

[2] UJA1169ATK/X and UJA1169ATK/X/F only.

#### Table 47. Overview of SBC configuration control register

Address	Register Name	Bit:									
		7	7 6 5 4 3 2 1 0								
74h	SBC configuration control	reserved		V1RTSU	0	FNMC	SDMC	reserved	SLPC		

#### Table 48. Overview of CRC control register

Address	Register Name	Bit:	Bit:							
		7	6	5	4	3	2	1	0	
75h	MTPNV CRC control	CRCC[7:0	]				·			

# Table 49. Overview of Identification register

Address	Register Name	Bit:	Bit:								
		7	6	5	4	3	2	1	0		
7Eh	Identification	IDS[7:0]									

### 7.16.3 Register configuration in UJA1169A operating modes

A number of register bits may change state automatically when the UJA1169A switches from one operating mode to another. This feature is particularly evident when the UJA1169A switches to Off mode. These changes are summarized in <u>Table 50</u>. If an SPI transmission is in progress when the UJA1169A changes state, the transmission is ignored (automatic state changes have priority).

### Table 50. Register bit settings in UJA1169A operating modes

Symbol	Off (power-on default)	Standby	Normal <sup>[1]</sup>	Sleep	Overtemp	Reset
CBS	0	no change	no change	no change	no change	no change
CBSE	0	no change	no change	no change	no change	no change
CBSS	1	actual state	actual state	no change	actual state	actual state
CDR <sup>[2]</sup>	101	no change	no change	no change	no change	no change
CF	0	no change	no change	no change	no change	no change
CFDC <sup>[2]</sup>	0	no change	no change	no change	no change	no change
CFE	0	no change	no change	no change	no change	no change
CFS	0	actual state	actual state	actual state	actual state	actual state
CMC	01	no change	no change	no change	no change	no change
COSCS <sup>[2]</sup>	0	actual state	actual state	actual state	actual state	actual state
CPNC <sup>[2]</sup>	0	no change	no change	no change	no change	no change
CPNERR <sup>[2]</sup>	1	actual state	actual state	actual state	actual state	actual state

#### Table 50. Register bit settings in UJA1169A operating modes ... continued

Symbol	Off (power-on default)	Standby	Normal <sup>[1]</sup>	Sleep	Overtemp	Reset
CPNS <sup>[2]</sup>	0	actual state	actual state	actual state	actual state	actual state
CRCC	0000000	no change	no change	no change	no change	no change
CTS	0	0	actual state	0	0	0
CW	0	no change	no change	no change	no change	no change
CWE	0	no change	no change	no change	no change	no change
DMn <sup>[2]</sup>	1111111	no change	no change	no change	no change	no change
DLC <sup>[2]</sup>	0000	no change	no change	no change	no change	no change
ECCS	actual state	actual state	actual state	actual state	actual state	actual state
FNMC	MTPNV	MTPNV	MTPNV	MTPNV	MTPNV	MTPNV
FNMS	0	actual state	actual state	actual state	actual state	actual state
GPMn	0000000	no change	no change	no change	no change	no change
IDn	0000000	no change	no change	no change	no change	no change
IDE	0	no change	no change	no change	no change	no change
IDS	see Table 38	no change	no change	no change	no change	no change
LHC	0	no change	no change	no change	1 if t > t <sub>d(limp)</sub> ; otherwise no change	1 if RCC = 3 or t > $t_{d(limp)}$ ; otherwise no change
LKnC	0	no change	no change	no change	no change	no change
MC	100	100	111	001	don't care	100
NMS	1	no change	0	no change	no change	no change
NVMPS	actual state	actual state	actual state	actual state	actual state	actual state
NWP	0100	no change	no change	no change	0100	0100
OTW	0	no change	no change	no change	no change	no change
OTWE	0	no change	no change	no change	no change	no change
OTWS	0	actual state	actual state	actual state	actual state	actual state
PDC	0	no change	no change	no change	no change	no change
PNCOK <sup>[2]</sup>	0	no change	no change	no change	no change	no change
PNDM <sup>[2]</sup>	1	no change	no change	no change	no change	no change
PNFDE <sup>[2]</sup>	0	no change	no change	no change	no change	no change
PO	1	no change	no change	no change	no change	no change
RCC	00	no change	no change	no change	no change	RCC++
RLC	MTPNV	MTPNV	MTPNV	MTPNV	MTPNV	MTPNV
RSS	00000	no change	no change	no change	10010	reset source
SDMC	MTPNV	MTPNV	MTPNV	MTPNV	MTPNV	MTPNV
SDMS	0	actual state	actual state	actual state	actual state	actual state
SLPC	MTPNV	MTPNV	MTPNV	MTPNV	MTPNV	MTPNV
SPIF	0	no change	no change	no change	no change	no change
SPIFE	0	no change	no change	no change	no change	no change
SUPE	0	no change	no change	no change	no change	no change
SYSE	1	no change	no change	no change	no change	no change

UJA1169A

© NXP Semiconductors N.V. 2020. All rights reserved.

Symbol	Off (power-on default)	Standby	Normal <sup>[1]</sup>	Sleep	Overtemp	Reset
TRXE	0	no change	no change	no change	no change	no change
V1RTC	defined by V1RTSUC in 5 V variants <sup>[3]</sup>	no change	no change	no change	no change	no change
V1RTSUC	MTPNV	MTPNV	MTPNV	MTPNV	MTPNV	MTPNV
V1S	0	actual state	actual state	actual state	actual state	actual state
V1UE	0	no change	no change	no change	no change	no change
V1U	0	no change	no change	no change	no change	no change
VCS	0	actual state	actual state	actual state	actual state	actual state
V2C <sup>[4]</sup> / VEXTC <sup>[5]</sup>	defined by V2SUC <sup>[4]</sup> /VEXTSUC <sup>[5]</sup>	no change	no change	no change	no change	no change
V2O <sup>[4]</sup> / VEXTO <mark>[5]</mark>	0	no change	no change	no change	no change	no change
V2OE <mark>[4]</mark> / VEXTOE <mark>[5]</mark>	0	no change	no change	no change	no change	no change
V2S <sup>[4]</sup> / VEXTS <sup>[5]</sup>	00	actual state	actual state	actual state	actual state	actual state
V2SUC <sup>[4]</sup> / VEXTSUC <sup>[5]</sup>	MTPNV	MTPNV	MTPNV	MTPNV	MTPNV	MTPNV
V2U[4]/ VEXTU[5]	0	no change	no change	no change	no change	no change
V2UE <sup>[4]</sup> / VEXTUE <sup>[5]</sup>	0	no change	no change	no change	no change	no change
WDF	0	no change	no change	no change	no change	no change
WDS	0	actual state	actual state	actual state	actual state	actual state
WMC	<u>[6]</u>	no change	no change	no change	no change	[6]
WPE	0	no change	no change	no change	no change	no change
WPF	0	no change	no change	no change	no change	no change
WPR	0	no change	no change	no change	no change	no change
WPFE	0	no change	no change	no change	no change	no change
WPRE	0	no change	no change	no change	no change	no change
WPVS	0	no change	no change	no change	no change	no change
WRCNTS	actual state	actual state	actual state	actual state	actual state	actual state

# Table 50. Register bit settings in UJA1169A operating modes ...continued

[1] Exceptions apply for Forced Normal mode (FNMC = 1); see <u>Section 7.1.1.7</u>).

[2] UJA1169ATK/F, UJA1169ATK/F/3, and UJA1169ATK/X/F only; otherwise reserved.

[3] Fixed at 00 in UJA1169ATK/3 and UJA1169ATK/F/3.

[4] UJA1169ATK, UJA1169ATK/3, UJA1169ATK/F and UJA1169ATK/F/3 only.

- [5] UJA1169ATK/X and UJA1169ATK/X/F only.
- [6] 001 if SDMC = 1; otherwise 010.

# 8. Limiting values

#### Table 51. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>x</sub>	voltage on pin x <sup>[1]</sup>	pin V1, V2 (UJA1169ATK, UJA1169ATK/3, UJA1169ATK/F and UJA1169ATK/F/3)	[2]	-0.3	+6	V
		pins TXD, RXD, SDI, SDO, SCK, SCSN, RSTN	[3]	-0.3	V <sub>V1</sub> + 0.3	V
		pin VEXT (UJA1169ATK/X, UJA1169ATK/X/F)		-18	+40	V
		pin VEXCC		-0.3	+6	V
		pin WAKE		-18	+40	V
		pins LIMP, BAT, VEXCTRL		-0.3	+40	V
		pins CANH and CANL with respect to any other pin		-58	+58	V
I <sub>I(LIMP)</sub>	input current on pin LIMP	LHC = 1		-	+20	mA
V <sub>(CANH-CANL)</sub>	voltage between pin CANH and pin CANL			-40	+40	V
V <sub>trt</sub>	transient voltage	on pins CANL, CANH, WAKE, VEXT, BAT	[4]			
		pulse 1		-100	-	V
		pulse 2a		-	75	V
		pulse 3a		-150	-	V
		pulse 3b		-	100	V
V <sub>ESD</sub>	electrostatic discharge voltage	IEC 61000-4-2 (150 pF, 330 $\Omega$ ) discharge circuit	[5]			
		on pins CANH and CANL; pin BAT with capacitor; pin WAKE with 10 nF capacitor and 10 k $\Omega$ resistor; pin VEXT with 2.2 $\mu$ F capacitor		-6	+6	kV
		Human Body Model (HBM)				
		on any pin	[6]	-2	+2	kV
		on pins BAT, LIMP, WAKE, VEXT	[7]	-4	+4	kV
		on pins CANH, CANL	[8]	-8	+8	kV
		Machine Model (MM)	[9]			
		on any pin		-100	+100	V
		Charged Device Model (CDM)	[10]			
		on any pin		-500	+500	V
T <sub>vj</sub>	virtual junction		[11]	-40	+150	°C
	temperature	when programming the MTPNV cells		0	+125	°C
T <sub>stg</sub>	storage temperature			-55	+150	°C

[1] The device can sustain voltages up to the specified values over the product lifetime, provided applied voltages (including transients) never exceed these values.

[2] When the device is not powered up,  $I_{V1}$  (max) = 25 mA.

[3] Maximum voltage should never exceed 6 V.

[4] Verified by an external test house according to IEC TS 62228, Section 4.2.4; parameters for standard pulses defined in ISO7637 part 2.

[5] Verified by an external test house according to IEC TS 62228, Section 4.3.

[6] According to AEC-Q100-002.

[7] Pins stressed to reference group containing all grounds, emulating the application circuit (Figure 21). HBM pulse as specified in AEC-Q100-002 used.

- [8] Pins stressed to reference group containing all ground and supply pins, emulating the application circuit (Figure 21). HBM pulse as specified in AEC-Q100-002 used.
- [9] According to AEC-Q100-003.
- [10] According to AEC-Q100-011.
- [11] In accordance with IEC 60747-1. An alternative definition of virtual junction temperature is:  $T_{vj} = T_{amb} + P \times R_{th(j-a)}$ , where  $R_{th(j-a)}$  is a fixed value used in the calculation of  $T_{vj}$ . The rating for  $T_{vj}$  limits the allowable combinations of power dissipation (P) and ambient temperature ( $T_{amb}$ ).

# 9. Thermal characteristics

#### Table 52. Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit
R <sub>th(vj-a)</sub>	thermal resistance from virtual junction to ambient	HVSON20 [1]	33.5	K/W

 According to JEDEC JESD51-2, JESD51-5 and JESD51-7 at natural convection on 2s2p board. Board with two inner copper layers (thickness: 35 μm) and thermal via array under the exposed pad connected to the first inner copper layer (thickness: 70 μm).

# **10. Static characteristics**

#### Table 53. Static characteristics

defined with respect to ground; positive currents flow into the IC; typical values are given at V<sub>BAT</sub> = 13 V; unless otherwise specified.[1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply; pir	BAT					
I <sub>BAT</sub>	battery supply current	Normal mode; MC = 111;CAN Active mode				
		CAN recessive; $V_{TXD} = V_{V1}$	-	4	7.5	mA
		CAN dominant; V <sub>TXD</sub> = 0 V	-	46	67	mA
	Sleep mode; MC = 001; CAN Offline mode; V2/VEXT off; V <sub>BAT</sub> = 7 V to 18 V; $-40 \circ C < T_{vj} < 85 \circ C$ ;	-	[2]	65	μA	
	Standby mode; MC = 100; CAN Offline mode; V2/VEXT off; $I_{V1} = 0 \mu A$ ; $V_{BAT} = 7 V$ to 18 V; $-40 \circ C < T_{vj} < 85 \circ C$	-	[2]	91	μΑ	
	additional current with V2 on (V2C = 01/10/11); I <sub>V2</sub> = 0 μA; V <sub>BAT</sub> = 7 V to 18 V; -40 °C < T <sub>vj</sub> < 85 °C	-	8	32	μΑ	
		additional current with VEXT on (VEXTC = 01/10/11); I <sub>VEXT</sub> = 0 μA; V <sub>BAT</sub> = 7 V to 18 V; -40 °C < T <sub>vj</sub> < 85 °C	-	72	81	μA
		additional current in CAN Offline Bias mode; –40 °C < T <sub>vj</sub> < 85 °C	-	38	55	μA
		additional current in CAN Offline $\[3]$ Bias mode with partial networking active; Standby or Sleep mode; $-40 \circ C < T_{vj} < 85 \circ C$	-	0.4	0.65	mA
		additional current from WAKE input; WPRE = WPFE = 1; –40 °C < T <sub>vj</sub> < 85 °C	-	2	3	μA
V <sub>th(det)pon</sub>	power-on detection threshold voltage	V <sub>BAT</sub> rising	4.2	-	4.55	V
V <sub>th(det)poff</sub>	power-off detection threshold voltage	V <sub>BAT</sub> falling	2.8	-	3	V

#### Table 53. Static characteristics ... continued

# defined with respect to ground; positive currents flow into the IC; typical values are given at V<sub>BAT</sub> = 13 V; unless otherwise specified.[1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Voltage sou	rce: pin V1			·		·
Vo	output voltage	$\begin{array}{ll} V_{O(V1)nom} = 5 \ V; & [3] \\ V_{BAT} = 5.5 \ V \ to \ 28 \ V; \\ I_{V1} = -200 \ mA \ to \ 0 \ mA \end{array}$	4.9	5	5.1	V
			4.9	5	5.1	V
		$ \begin{array}{l} V_{O(V1)nom} = 5 \ V; \\ V_{BAT} \ below \ V_{th(det)poff} \ and \ rising; \\ t \leq t_{startup}; \ T_{vj} \leq 125 \ ^{\circ}C \end{array} $	-	-	5.5	V
			3.234	3.3	3.366	V
			3.234	3.3	3.366	V
$\Delta V_{ret(RAM)}$	RAM retention voltage difference	between $V_{\text{BAT}}$ and $V_{\text{V1}}$ ; 5 V variants only				
		$V_{BAT}$ = 2 V to 3 V; $I_{V1}$ = -2 mA	-	-	100	mV
		$V_{BAT} = 2 V \text{ to } 3 V; I_{V1} = -200 \ \mu\text{A}$ [3]			10	mV
R <sub>ON(BAT-V1)</sub>	ON resistance between pin BAT and pin V1	V <sub>BAT</sub> = 3.25 V to 5.65 V; I <sub>V1</sub> = -250 mA	-	-	3	Ω
		V <sub>BAT</sub> = 2.8 V to 3.25 V; I <sub>V1</sub> = -250 mA	-	-	3.2	Ω
V <sub>uvd</sub>	undervoltage detection voltage	5 V variants				
		V <sub>uvd(nom)</sub> = 90 %	4.5	-	4.75	V
		V <sub>uvd(nom)</sub> = 80 %	4	-	4.25	V
		V <sub>uvd(nom)</sub> = 70 %	3.5		3.75	V
		V <sub>uvd(nom)</sub> = 60 %	3	-	3.25	V
		3.3 V variants				
		V <sub>uvd(nom)</sub> = 90 %	2.97	-	3.135	V
V <sub>uvr</sub>	undervoltage recovery voltage	5 V variants (90 %)	4.5	-	4.75	V
		3.3 V variants (90 %)	2.97	-	3.135	V
I <sub>sink</sub>	sink current	V <sub>BAT</sub> = 5.65 V to 18 V	214	-	-	mA
I <sub>O(sc)</sub>	short-circuit output current		-500	-	-250	mA
I <sub>DD(CAN)intV1</sub>	internal CAN supply current from V1	Normal mode; MC = 111; CAN Active mode; CAN dominant; $V_{TXD} = 0 V$ ; short-circuit on bus lines; $-3V < (V_{CANH} = V_{CANL}) < +18 V$	-	-	59	mA
PNP base; p	in VEXCTRL		1	I	1	
I <sub>O(sc)</sub>	short-circuit output current	$V_{VEXCTRL} \ge 4.5 V;$ $V_{BAT} = 6 V to 28 V$	4.2	5.8	7.5	mA

#### Table 53. Static characteristics ... continued

 $T_{vj} = -40 \text{ }^{\circ}\text{C}$  to +150  $^{\circ}\text{C}$ ;  $V_{BAT} = 2.8 \text{ V}$  to 28 V;  $V_{CAN} = V_{V1}$  (UJA1169ATK/X, UJA1169ATK/X/F);  $V_{CAN} = V_{V2}$  (UJA1169ATK, UJA1169ATK/3, UJA1169ATK/F, UJA1169ATK/F/3);  $R_L = R_{(CANH-CANL)} = 60 \Omega$ ; all voltages are defined with respect to ground; positive currents flow into the IC; typical values are given at  $V_{BAT} = 13 \text{ V}$ ; unless otherwise specified.<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>th(act)</sub> PNP	PNP activation threshold current	load current increasing; external PNP transistor connected - see <u>Section 7.6.2</u>				
		PDC 0	-	-	130	mA
		PDC 0; T <sub>vj</sub> = 150 °C [3]	60	83	100	mA
		PDC 1	-	-	80	mA
		PDC 1; T <sub>vj</sub> = 150 °C [3]	36	50	59	mA
I <sub>th(deact)</sub> PNP	PNP deactivation threshold current	load current falling; external PNP transistor connected - see <u>Section 7.6.2</u>				
		PDC 0	-	-	70	mA
		PDC 0; T <sub>vj</sub> = 150 °C [3]	26	44	59	mA
		PDC 1	-	-	18	mA
		PDC 1; T <sub>vj</sub> = 150 °C [3]	6	11	17	mA
V <sub>th(Ictrl)</sub> PNP	PNP current control threshold voltage	rising edge on pin BAT	5.9	-	7.5	V
PNP collecto	or; pin VEXCC	1				
V <sub>th(act)</sub> llim	current limiting activation threshold voltage	measured across resistor connected between pins VEXCC and V1 (see Section 7.6.2); $2 V \le V_{V1} \le 5.5 V$ ; $6 V < V_{BAT} < 28 V$	240	-	330	mV
Voltage sour	rce: V2 (UJA1169ATK, UJA1169	ATK/F, UJA1169ATK/3 and UJA1169A <sup>-</sup>	ГК/F/3 о	nly)		
Vo	output voltage	V <sub>BAT</sub> = 5.8 V to 28 V; I <sub>V2</sub> = –100 mA to 0 mA	4.9	5	5.1	V
V <sub>th(uvp)</sub>	undervoltage protection threshold voltage	detection and recovery thresholds	4.5	-	4.75	V
V <sub>th(ovp)</sub>	overvoltage protection threshold voltage	detection and recovery thresholds	5.2	-	5.5	V
R <sub>ON(BAT-V2)</sub>	ON resistance between pin BAT and pin V2	V <sub>BAT</sub> = 4.5 V to 5.8 V; I <sub>V2</sub> = -100 mA to -5 mA	-	-	8.7	Ω
I <sub>O(sc)</sub>	short-circuit output current		-250	-	-100	mA
I <sub>DD(CAN)intV2</sub>	internal CAN supply current from V2	Normal mode; MC = 111; CAN Active mode; CAN dominant; $V_{TXD}$ = 0 V; short-circuit on bus lines; $-3V < (V_{CANH} = V_{CANL}) < +18 V$	-	-	59	mA
Voltage sour	rce: VEXT (UJA1169ATK/X and	UJA1169ATK/X/F only)				
Vo	output voltage	$V_{BAT}$ = 6 V to 28 V; I <sub>VEXT</sub> = -100 mA to 0 mA	4.9	5	5.1	V
V <sub>th(uvp)</sub>	undervoltage protection threshold voltage	detection and recovery thresholds	4.5	-	4.75	V
V <sub>th(ovp)</sub>	overvoltage protection threshold voltage	detection and recovery thresholds	5.2	-	5.5	V

#### Table 53. Static characteristics ... continued

 $T_{vj} = -40 \ ^{\circ}C$  to +150  $^{\circ}C$ ;  $V_{BAT} = 2.8 \ V$  to 28 V;  $V_{CAN} = V_{V1}$  (UJA1169ATK/X, UJA1169ATK/X/F);  $V_{CAN} = V_{V2}$  (UJA1169ATK, UJA1169ATK/3, UJA1169ATK/F, UJA1169ATK/F/3);  $R_L = R_{(CANH-CANL)} = 60 \ \Omega$ ; all voltages are defined with respect to ground; positive currents flow into the IC; typical values are given at  $V_{BAT} = 13 \ V$ ; unless otherwise specified.<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>ON(BAT-VEXT)</sub>	ON resistance between pin BAT and pin VEXT	V <sub>BAT</sub> = 4.5 V to 6 V; I <sub>VEXT</sub> = –100 mA to –5 mA	-	-	11	Ω
I <sub>O(sc)</sub>	short-circuit output current		-250	-	-100	mA
Limp-home o	utput (LIMP)		1	1		1
Vo	output voltage	I <sub>LIMP</sub> = 0.8 mA; LHC = 1; T <sub>vj</sub> = −40 °C to T <sub>th(act)otp(max)</sub>	-	-	0.4	V
ILO	output leakage current	V <sub>LIMP</sub> = 0 V to 28 V; LHC = 0	-5	-	+5	μA
Serial periphe	eral interface inputs; pins SDI,	SCK and SCSN				
V <sub>th(sw)</sub>	switching threshold voltage		$0.25V_{V1}$	-	$0.75V_{V1}$	V
V <sub>th(sw)hys</sub>	switching threshold voltage hysteresis		0.05V <sub>V1</sub>	-	-	V
R <sub>pd(SCK)</sub>	pull-down resistance on pin SCK		40	60	80	kΩ
R <sub>pu(SCSN)</sub>	pull-up resistance on pin SCSN		40	60	80	kΩ
R <sub>pd(SDI)</sub>	pull-down resistance on pin SDI	$V_{SDI} < V_{th(sw)}$	40	60	80	kΩ
R <sub>pu(SDI)</sub>	pull-up resistance on pin SDI	$V_{SDI} > V_{th(sw)}$	40	60	80	kΩ
Ci	input capacitance	V <sub>i</sub> = V <sub>V1</sub> [3]	-	3	6	pF
Serial periphe	eral interface data output; pin S	SDO				
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = -4 mA	V <sub>V1</sub> - 0.4	-	-	V
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 4 mA	-	-	0.4	V
I <sub>LO(off)</sub>	off-state output leakage current	$V_{SCSN} = V_{V1}; V_{SDO} = 0 V \text{ or } V_{V1}$	-5	-	+5	μA
Co	output capacitance	SCSN = V <sub>V1</sub> [3]	-	3	6	pF
CAN transmit	t data input; pin TXD					
V <sub>th(sw)</sub>	switching threshold voltage		$0.25V_{V1}$	-	0.75V <sub>V1</sub>	V
V <sub>th(sw)hys</sub>	switching threshold voltage hysteresis		0.05V <sub>V1</sub>	-	-	V
R <sub>pu</sub>	pull-up resistance		40	60	80	kΩ
CAN receive	data output; pin RXD	·		•		
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = -4 mA	V <sub>V1</sub> - 0.4	-	-	V
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 4 mA	-	-	0.4	V
R <sub>pu</sub>	pull-up resistance	CAN Offline mode	40	60	80	kΩ
Local wake in	nput; pin WAKE					
V <sub>th(sw)</sub> r	rising switching threshold voltage		2.8	-	4.1	V
V <sub>th(sw)f</sub>	falling switching threshold voltage		2.4	-	3.75	V
V <sub>hys(i)</sub>	input hysteresis voltage		250	-	800	mV
li	input current	T <sub>vi</sub> = -40 °C to +85 °C	-	-	1.5	μA

#### Table 53. Static characteristics ... continued

# $T_{vj} = -40 \text{ °C to } +150 \text{ °C}; V_{BAT} = 2.8 \text{ V to } 28 \text{ V}; V_{CAN} = V_{V1} (UJA1169ATK/X, UJA1169ATK/X/F);$ $V_{CAN} = V_{V2} (UJA1169ATK, UJA1169ATK/3, UJA1169ATK/F, UJA1169ATK/F/3); R_L = R_{(CANH-CANL)} = 60 \Omega;$ all voltages are defined with respect to ground; positive currents flow into the IC; typical values are given at $V_{BAT} = 13 \text{ V};$ unless otherwise specified.<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
High-speed	CAN-bus lines; pins CANH and	CANL	1	1	1	
V <sub>O(dom)</sub>	dominant output voltage	CAN Active mode; $V_{TXD} = 0 V$				
		pin CANH; $R_L$ = 50 $\Omega$ to 65 $\Omega$	2.75	3.5	4.5	V
		pin CANL; $R_L = 50 \Omega$ to $65 \Omega$	0.5	1.5	2.25	V
V <sub>dom(TX)</sub> sym	transmitter dominant voltage symmetry	V <sub>dom(TX)sym</sub> = V <sub>CAN</sub> - V <sub>CANH</sub> - V <sub>CANL</sub> ; V <sub>CAN</sub> = 5 V	-400	-	+400	mV
V <sub>TXsym</sub>	transmitter voltage symmetry		0.9V <sub>CAN</sub>	-	1.1V <sub>CAN</sub>	V
V <sub>O(dif)</sub>	differential output voltage	CAN Active mode (dominant); $V_{TXD}$ = 0 V; $V_{CAN}$ = 4.75 V to 5.5 V				
		$R_L$ = 50 $\Omega$ to 65 $\Omega$	1.5	-	3.0	V
		$R_L$ = 45 $\Omega$ to 70 $\Omega$	1.4	-	3.3	V
		R <sub>L</sub> = 2240 Ω	1.5	-	5.0	V
		recessive; R <sub>L</sub> = no load				
		CAN Active/Listen-only/Offline Bias mode; $V_{TXD} = V_{V1}$	-50	-	+50	mV
		CAN Offline mode	-0.2	-	+0.2	V
V <sub>O(rec)</sub>	recessive output voltage	CAN Active mode; $V_{TXD} = V_{V1}$ R <sub>L</sub> = no load	2	0.5V <sub>CAN</sub>	3	V
		CAN Offline mode; R <sub>L</sub> = no load	-0.1	0	+0.1	V
		CAN Offline Bias/Listen-only modes; R <sub>L</sub> = no load	2	2.5	3	V
I <sub>O(sc)dom</sub>	dominant short-circuit output current	CAN Active mode; $V_{TXD} = 0 V; V_{CAN} = 5 V$				-
		pin CANH; -3 V $\leq$ V <sub>CANH</sub> $\leq$ +27 V	-55	-	-	mA
		pin CANL; -15 V $\leq$ V <sub>CANL</sub> $\leq$ +18 V	-	-	+55	mA
I <sub>O(sc)rec</sub>	recessive short-circuit output current	$V_{CANL} = V_{CANH} = -27 V$ to +32 V; $V_{TXD} = V_{V1}$	-3	-	+3	mA
$V_{th(RX)dif}$	differential receiver threshold voltage	$\begin{array}{l} -12~V \leq V_{CANL} \leq +12~V; \\ -12~V \leq V_{CANH} \leq +12~V \end{array}$				
		CAN Active/Listen-only modes	0.5	0.7	0.9	V
		CAN Offline mode	0.4	0.7	1.15	V
V <sub>rec(RX)</sub>	receiver recessive voltage	$\begin{array}{l} -12~V \leq V_{CANL} \leq +12~V; \\ -12~V \leq V_{CANH} \leq +12~V \end{array}$				
		CAN Active/Listen-only modes	-4 <u>[3]</u>	-	+0.5	V
		CAN Offline/Offline Bias modes	-4 <u>[3]</u>	-	+0.4	V

#### Table 53. Static characteristics ... continued

 $T_{vj} = -40 \text{ }^{\circ}\text{C}$  to +150  $^{\circ}\text{C}$ ;  $V_{BAT} = 2.8 \text{ V}$  to 28 V;  $V_{CAN} = V_{V1}$  (UJA1169ATK/X, UJA1169ATK/X/F);  $V_{CAN} = V_{V2}$  (UJA1169ATK, UJA1169ATK/3, UJA1169ATK/F, UJA1169ATK/F/3);  $R_L = R_{(CANH-CANL)} = 60 \Omega$ ; all voltages are defined with respect to ground; positive currents flow into the IC; typical values are given at  $V_{BAT} = 13 \text{ V}$ ; unless otherwise specified.<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>dom(RX)</sub>	receiver dominant voltage	$\begin{array}{l} -12 \ V \leq V_{CANL} \leq +12 \ V; \\ -12 \ V \leq V_{CANH} \leq +12 \ V \end{array}$				
		CAN Active/Listen-only modes	0.9	-	9.0 <mark>3</mark>	V
		CAN Offline/Offline Bias modes	1.15	-	9.0 <mark>[3]</mark>	V
V <sub>th(RX)</sub> dif(hys)	differential receiver threshold voltage hysteresis	$\begin{array}{l} \mbox{CAN Active/Listen-only modes;} \\ -12 \ V \leq V_{CANL} \leq +12 \ V; \\ -12 \ V \leq V_{CANH} \leq +12 \ V \end{array}$	1	30	60	mV
R <sub>i</sub>	input resistance	$\label{eq:V_CANL} \begin{array}{l} -2 \ V \leq V_{CANL} \leq +7 \ V; \\ -2 \ V \leq V_{CANH} \leq +7 \ V \end{array}$	9	15	28	kΩ
$\Delta R_i$	input resistance deviation	$\begin{array}{l} 0 \ V \leq V_{CANL} \leq +5 \ V; \\ 0 \ V \leq V_{CANH} \leq +5 \ V \end{array}$	-1	-	+1	%
R <sub>i(dif)</sub>	differential input resistance	$\label{eq:V_CANL} \begin{array}{l} -2 \ V \leq V_{CANL} \leq +7 \ V; \\ -2 \ V \leq V_{CANH} \leq +7 \ V \end{array}$	19	30	52	kΩ
C <sub>i(cm)</sub>	common-mode input capacitance	[3]	-	-	20	pF
C <sub>i(dif)</sub>	differential input capacitance	[3]	-	-	10	pF
IL	leakage current	$V_{BAT} = V_{CAN} = 0 V \text{ or } V_{BAT} = V_{CAN} =$ shorted to ground via 47 k $\Omega$ ; $V_{CANH}$ = $V_{CANL} = 5 V$	-5	-	+5	μA
V <sub>uvd(CAN)</sub>	CAN undervoltage detection	on pin BAT; V <sub>BAT</sub> falling	4.2	-	4.55	V
	voltage	at V <sub>CAN</sub> ; see <u>Section 7.10.3</u>	4.5	-	4.75	V
V <sub>uvr(CAN)</sub>	CAN undervoltage recovery	V <sub>BAT</sub> rising	4.5	-	5	V
	voltage	on V <sub>CAN</sub> ; see <u>Section 7.10.3</u>	4.5	-	4.75	V
I <sub>DD(CAN)</sub>	CAN supply current	CAN Active mode; CAN recessive; $[5]$ V <sub>TXD</sub> = V <sub>V1</sub>	1	3	6	mA
		CAN Active mode; CAN dominant; <sup>[5]</sup> $V_{TXD} = 0 V$ ; $R_L = no load$	3	7.5	15	mA
Temperature	protection	1		1		
T <sub>th(act)otp</sub>	overtemperature protection activation threshold temperature		167	177	187	°C
T <sub>th(rel)otp</sub>	overtemperature protection release threshold temperature		127	137	147	°C
T <sub>th(warn)otp</sub>	overtemperature protection warning threshold temperature		127	137	147	°C
Reset output	t; pin RSTN					
V <sub>OL</sub>	LOW-level output voltage	$V_{V1}$ = 1.0 V to 5.5 V; pull-up resistor to $V_{V1} \ge 900~\Omega$	0	-	0.2V <sub>V1</sub>	V
R <sub>pu</sub>	pull-up resistance		40	60	80	kΩ
V <sub>th(sw)</sub>	switching threshold voltage		$0.25V_{V1}$	-	$0.75V_{V1}$	V

UJA1169A


#### Table 53. Static characteristics ... continued

 $T_{vj} = -40 \text{ °C to } +150 \text{ °C}; V_{BAT} = 2.8 \text{ V to } 28 \text{ V}; V_{CAN} = V_{V1} (UJA1169ATK/X, UJA1169ATK/X/F);$  $V_{CAN} = V_{V2} (UJA1169ATK, UJA1169ATK/3, UJA1169ATK/F, UJA1169ATK/F/3); R_L = R_{(CANH-CANL)} = 60 \Omega;$  all voltages are defined with respect to ground; positive currents flow into the IC; typical values are given at  $V_{BAT} = 13 \text{ V};$  unless otherwise specified.[1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>th(sw)hys</sub>	switching threshold voltage hysteresis		0.05V <sub>V1</sub>	-	-	V
MTP non-vola	atile memory					
N <sub>cy(W)MTP</sub>	number of MTP write cycles	V <sub>BAT</sub> = 6 V to 28 V; T <sub>vj</sub> = 0 °C to +125 °C	-	-	200	-

[1] All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to cover the specified temperature and power supply voltage range.

- [2] See Figure 17.
- [3] Not tested in production; guaranteed by design.
- [4] The test circuit used to measure the bus output voltage symmetry (which includes C<sub>SPLIT</sub>) is shown in Figure 23.
- [5] From V1 in VEXT versions (UJA1169ATK/X and UJA1169ATK/X/F) and from V2 in other variants.



# **11. Dynamic characteristics**

#### Table 54. Dynamic characteristics

 $T_{vj} = -40 \ ^{\circ}C \ to \ +150 \ ^{\circ}C; V_{BAT} = 2.8 \ V \ to \ 28 \ V; \ V_{CAN} = V_{V1} \ (UJA1169ATK/X, \ UJA1169ATK/X/F);$ 

 $V_{CAN} = V_{V2}$  (UJA1169ATK, UJA1169ATK/3, UJA1169ATK/F, UJA1169ATK/F/3);  $R_L = R_{(CANH-CANL)} = 60 \ \Omega$ ; all voltages are defined with respect to ground; positive currents flow into the IC; typical values are given at  $V_{BAT} = 13$  V; unless otherwise specified.[1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Voltage sourc	e; pin V1					
t <sub>startup</sub>	start-up time	from $V_{BAT}$ exceeding the power-on detection threshold until $V_{V1}$ exceeds the 90 % undervoltage threshold; $C_{V1} = 4.7 \ \mu F$	-	2.8	4.7	ms
t <sub>d(uvd)</sub>	undervoltage detection delay time	V <sub>V1</sub> falling	6	-	54	μs
t <sub>d(uvd</sub> -RSTNL)	delay time from undervoltage detection to RSTN LOW	undervoltage on V1	-	-	63	μs
Voltage sourc UJA1169ATK/		9ATK/F, UJA1169ATK/3 and UJA1169AT	K/F/3)/	VEXT(U	JA11694	<b>\ΤK/X</b> ,
t <sub>d(uvd)</sub>	undervoltage detection delay	V <sub>V2</sub> /V <sub>VEXT</sub> falling	6	-	32	μs
	time	at start-up of V <sub>V2</sub> /V <sub>VEXT</sub>	2.2	2.5	2.8	ms
t <sub>d(ovd)</sub>	overvoltage detection delay time	V <sub>V2</sub> /V <sub>VEXT</sub> falling	6	-	32	μS
Serial periphe	eral interface timing; pins SCSN,	SCK, SDI and SDO; see Figure 20				
t <sub>cy(clk)</sub>	clock cycle time		250	-	-	ns
t <sub>SPILEAD</sub>	SPI enable lead time		50	-	-	ns
t <sub>SPILAG</sub>	SPI enable lag time		50	-	-	ns
t <sub>clk(H)</sub>	clock HIGH time		100	-	-	ns
t <sub>clk(L)</sub>	clock LOW time		100	-	-	ns
t <sub>su(D)</sub>	data input set-up time		50	-	-	ns
t <sub>h(D)</sub>	data input hold time		50	-	-	ns
t <sub>v(Q)</sub>	data output valid time	pin SDO; C <sub>L</sub> = 20 pF	-	-	50	ns
t <sub>d(SDI-SDO)</sub>	SDI to SDO delay time	SPI address bits and read-only bit; $C_L = 20 \text{ pF}$	-	-	50	ns
t <sub>WH(S)</sub>	chip select pulse width HIGH	pin SCSN	250	-	-	ns
$t_{d(SCKL-SCSNL)}$	delay time from SCK LOW to SCSN LOW		50	-	-	ns
CAN transceiv	ver timing; pins CANH, CANL, T	XD and RXD				
$t_{d(TXD-busdom)}$	delay time from TXD to bus dominant	[2]	-	80	-	ns
$t_{d(TXD-busrec)}$	delay time from TXD to bus recessive	[2]	-	80	-	ns
$t_{d(busdom-RXD)}$	delay time from bus dominant to RXD	[2]	-	105	-	ns
$t_{d(busrec-RXD)}$	delay time from bus recessive to RXD	[2]	-	120	-	ns
$t_{d(TXDL-RXDL)}$	delay time from TXD LOW to RXD LOW	$T_{bit(TXD)} = 200 \text{ ns}$	-	-	255	ns

**Product data sheet** 

#### Table 54. Dynamic characteristics ... continued

 $T_{vj} = -40 \ ^{\circ}C$  to +150  $^{\circ}C$ ;  $V_{BAT} = 2.8 \ V$  to 28 V;  $V_{CAN} = V_{V1} (UJA1169ATK/X, UJA1169ATK/X/F)$ ;  $V_{CAN} = V_{V2} (UJA1169ATK, UJA1169ATK/3, UJA1169ATK/F, UJA1169ATK/F/3)$ ;  $R_L = R_{(CANH-CANL)} = 60 \ \Omega$ ; all voltages are defined with respect to ground; positive currents flow into the IC; typical values are given at  $V_{BAT} = 13 \ V$ ; unless otherwise specified.<sup>[1]</sup>

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
t <sub>d(TXDH-RXDH)</sub>	delay time from TXD HIGH to RXD HIGH	T <sub>bit(TXD)</sub> = 200 ns	<u>[3]</u>	-	-	255	ns
t <sub>bit(bus)</sub>	transmitted recessive bit width	t <sub>bit(TXD)</sub> = 500 ns	[3]	435	-	530	ns
		t <sub>bit(TXD)</sub> = 200 ns	[3]	155	-	210	ns
t <sub>bit(RXD)</sub>	bit time on pin RXD	t <sub>bit(TXD)</sub> = 500 ns	[3]	400	-	550	ns
		t <sub>bit(TXD)</sub> = 200 ns	[3]	120	-	220	ns
$\Delta t_{rec}$	receiver timing symmetry	t <sub>bit(TXD)</sub> = 500 ns		-65	-	+40	ns
		t <sub>bit(TXD)</sub> = 200 ns		-45	-	+15	ns
t <sub>wake(busdom)</sub>	bus dominant wake-up time	first pulse (after first recessive) for wake-up on pins CANH and CANL; CAN Offline mode		0.5	-	1.8	μs
		second pulse for wake-up on pins CANH and CANL		0.5	-	1.8	μs
twake(busrec)	bus recessive wake-up time	first pulse for wake-up on pins CANH and CANL; CAN Offline mode		0.5	-	1.8	μs
		second pulse (after first dominant) for wake-up on pins CANH and CANL		0.5	-	1.8	μS
t <sub>to(wake)</sub> bus	bus wake-up time-out time	between first and second dominant pulses; CAN Offline mode		0.8	-	10	ms
t <sub>to(dom)</sub> TXD	TXD dominant time-out time	CAN Active mode; $V_{TXD} = 0 V$		2.7	-	3.3	ms
t <sub>to(silence)</sub>	bus silence time-out time	recessive time measurement started in all CAN modes		0.95	-	1.17	s
t <sub>d(busact-bias)</sub>	delay time from bus active to bias			-	-	200	μs
t <sub>startup(CAN)</sub>	CAN start-up time	to CTS = 1; when switching to Active mode		-	-	220	μs
CAN partial ne	tworking						
N <sub>bit(idle)</sub>	number of idle bits	before a new SOF is accepted; CFDC = 1	<u>[4]</u>	6	-	10	-
t <sub>fltr(bit)</sub> dom	dominant bit filter time	arbitration data rate $\leq$ 500 kbit/s; CFDC = 1	[4] [5]	5	-	17.5	%
Pin RXD: even	t capture timing (valid in CAN C	Offline mode only)					
t <sub>d(event)</sub>	event capture delay time	CAN Offline mode		0.9	-	1.1	ms
t <sub>blank</sub>	blanking time	when switching from Offline to Active/Listen-only mode		-	-	25	μS
Watchdog							
t <sub>trig(wd)1</sub>	watchdog trigger time 1	Normal mode; watchdog Window mode only	<u>[6]</u>	0.45 × NWP <mark>[7]</mark>	-	0.55 × NWP <mark>[7]</mark>	ms
t <sub>trig(wd)2</sub>	watchdog trigger time 2	Normal/Standby mode	<u>[8]</u>	0.9 × NWP <mark>[7]</mark>	-	1.11 × NWP <sup>[7]</sup>	ms

#### Table 54. Dynamic characteristics ... continued

 $T_{vj} = -40 \ \ \ \ C to +150 \ \ \ \ C; V_{BAT} = 2.8 \ V to 28 \ V; V_{CAN} = V_{V1} \ (UJA1169ATK/X, \ UJA1169ATK/X/F); \\ V_{CAN} = V_{V2} \ (UJA1169ATK, \ UJA1169ATK/3, \ UJA1169ATK/F, \ UJA1169ATK/F/3); \\ R_L = R_{(CANH-CANL)} = 60 \ \ \Omega; \ all \ voltages \ are$ defined with respect to ground; positive currents flow into the IC; typical values are given at V<sub>BAT</sub> = 13 V; unless otherwise specified.[1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>d(SCSNH-RSTNL)</sub>	delay time from SCSN HIGH to RSTN LOW	rising edge to falling edge; watchdog in window mode, triggered in the first half of the watchdog period (before $t_{trig(wd)1}$ )	[4] _	-	0.2	ms
Pin RSTN: res	et pulse width		·		·	
t <sub>w(rst)</sub>	reset pulse width	output pulse width				
		RLC = 00	20	-	25	ms
		RLC = 01	10	-	12.5	ms
		RLC = 10	3.6	-	5	ms
		RLC = 11	1	-	1.5	ms
		input pulse width	18	-	-	μs
Pin LIMP					-	
t <sub>d(limp)</sub>	limp delay time		117	-	145	ms
Pin WAKE					-	
t <sub>wake</sub>	wake-up time		50	-	-	μs
MTP non-volat	tile memory				-	
t <sub>d(MTPNV)</sub>	MTPNV delay time	before factory presets are restored; $V_{BAT}$ = 6 V to 28 V	0.9	-	1.1	S
t <sub>ret(data)</sub>	data retention time	T <sub>vj</sub> = 85 °C	20	-	-	year
t <sub>prog(MTPNV)</sub>	MTPNV programming time	correct CRC code received at address 075h; V <sub>BAT</sub> = 6 V to 28 V	10	12	14	ms
Mode transitio	'n		1	I		
t <sub>d(act)norm</sub>	normal mode activation delay time	MC = 111; delay before CAN is activated after the SBC switches to Normal mode	-	-	320	μs

[1] All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to cover the specified temperature and power supply voltage range.

[2] See Figure 18 and Figure 22

[3] See Figure 19 and Figure 22.


[4] Not tested in production; guaranteed by design.


[5] Up to 2 Mbit/s data speed.

- [6] A system reset will be performed if the watchdog is in Window mode and is triggered earlier than ttria(wd)1 after the start of the watchdog period (thus in the first half of the watchdog period).
- [7] The nominal watchdog period is programmed via the NWP control bits.
- The watchdog will be reset if it is in window mode and is triggered after ttrig(wd)1, but not later than ttrig(wd)2, after the start of the watchdog [8] period (thus, in the second half of the watchdog period). If the watchdog is triggered later than ttrig(wd)2 after the start of the watchdog period (watchdog overflow), a system reset will be performed.

# **UJA1169A**


# Mini high-speed CAN SBC with optional partial networking






UJA1169A

All information provided in this document is subject to legal disclaimers.



# **12. Application information**




# 12.1 Application diagram


# **12.2 Application hints**

Further information on the application of the UJA1169A can be found in the NXP application hints document *AH1902 Application Hints - Mini high speed CAN system basis chips UJA116xA*.

UJA1169A

# **13. Test information**






# **13.1 Quality information**

This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard *Q100 Rev-G - Failure mechanism based stress test qualification for integrated circuits*, and is suitable for use in automotive applications.

**UJA1169A** 

# 14. Package outline



# Fig 24. Package outline SOT1360-1 (HVSON20)

UJA1169A

# **15. Handling information**

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in *JESD625-A* or equivalent standards.

# 16. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

# 16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

# 16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- · The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

# 16.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

# 16.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 25</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with <u>Table 55</u> and <u>56</u>

#### Table 55. SnPb eutectic process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C) Volume (mm <sup>3</sup> )		
	< 350	≥ 350	
< 2.5	235	220	
≥ 2.5	220	220	


#### Table 56. Lead-free process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C)			
	Volume (mm <sup>3</sup> )			
	< 350	350 to 2000	> 2000	
< 1.6	260	260	260	
1.6 to 2.5	260	250	245	
> 2.5	250	245	245	

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 25.

**UJA1169A** 



For further information on temperature profiles, refer to Application Note *AN10365 "Surface mount reflow soldering description"*.

# 17. Soldering of HVSON packages

<u>Section 16</u> contains a brief introduction to the techniques most commonly used to solder Surface Mounted Devices (SMD). A more detailed discussion on soldering HVSON leadless package ICs can be found in the following application notes:

- AN10365 'Surface mount reflow soldering description"
- AN10366 "HVQFN application information"

# 18. Appendix: ISO 11898-2:2016 parameter cross-reference list

#### Table 57. ISO 11898-2:2016 to NXP data sheet parameter conversion

ISO 11898-2:2016	NXP data sheet			
Parameter	Notation	Symbol	Parameter	
HS-PMA dominant output characteristics	1			
Single ended voltage on CAN_H	V <sub>CAN_H</sub>	V <sub>O(dom)</sub>	dominant output voltage	
Single ended voltage on CAN_L	V <sub>CAN_L</sub>	_		
Differential voltage on normal bus load	V <sub>Diff</sub>	V <sub>O(dif)</sub>	differential output voltage	
Differential voltage on effective resistance during arbitration	-			
Optional: Differential voltage on extended bus load range	-			
HS-PMA driver symmetry	1	-1		
Driver symmetry	V <sub>SYM</sub>	V <sub>TXsym</sub>	transmitter voltage symmetry	
Maximum HS-PMA driver output current	1	-1		
Absolute current on CAN_H	I <sub>CAN_H</sub>	I <sub>O(sc)dom</sub>	dominant short-circuit output	
Absolute current on CAN_L	I <sub>CAN_L</sub>	_	current	
HS-PMA recessive output characteristics, bus biasing ac	tive/inactiv	/e		
Single ended output voltage on CAN_H	V <sub>CAN_H</sub>	V <sub>O(rec)</sub>	recessive output voltage	
Single ended output voltage on CAN_L	V <sub>CAN_L</sub>	_		
Differential output voltage	V <sub>Diff</sub>	V <sub>O(dif)</sub>	differential output voltage	
Optional HS-PMA transmit dominant timeout	1	-1		
Transmit dominant timeout, long	t <sub>dom</sub>	t <sub>to(dom)</sub> TXD	TXD dominant time-out time	
Transmit dominant timeout, short				
HS-PMA static receiver input characteristics, bus biasing	g active/ina	ctive		
Recessive state differential input voltage range Dominant state differential input voltage range	V <sub>Diff</sub>	V <sub>th(RX)dif</sub>	differential receiver threshold voltage	
		V <sub>rec(RX)</sub>	receiver recessive voltage	
		V <sub>dom(RX)</sub>	receiver dominant voltage	
HS-PMA receiver input resistance (matching)		÷		
Differential internal resistance	R <sub>Diff</sub>	R <sub>i(dif)</sub>	differential input resistance	
Single ended internal resistance	R <sub>CAN_H</sub> R <sub>CAN_L</sub>	R <sub>i</sub>	input resistance	
Matching of internal resistance	MR	$\Delta R_i$	input resistance deviation	
HS-PMA implementation loop delay requirement		÷		
Loop delay	t <sub>Loop</sub>	t <sub>d(TXDH-RXDH)</sub>	delay time from TXD HIGH to RXD HIGH	
		t <sub>d(TXDL-RXDL)</sub>	delay time from TXD LOW to RXD LOW	
Optional HS-PMA implementation data signal timing requent 2 Mbit/s and above 2 Mbit/s up to 5 Mbit/s	uirements f	or use with bit	t rates above 1 Mbit/s up to	
Transmitted recessive bit width @ 2 Mbit/s / @ 5 Mbit/s, intended	t <sub>Bit(Bus)</sub>	t <sub>bit(bus)</sub>	transmitted recessive bit width	
Received recessive bit width @ 2 Mbit/s / @ 5 Mbit/s	t <sub>Bit(RXD)</sub>	t <sub>bit(RXD)</sub>	bit time on pin RXD	
Receiver timing symmetry @ 2 Mbit/s / @ 5 Mbit/s	∆t <sub>Rec</sub>	$\Delta t_{rec}$	receiver timing symmetry	

#### Table 57. ISO 11898-2:2016 to NXP data sheet parameter conversion

ISO 11898-2:2016		NXP data sheet			
Parameter	Notation	Symbol	Parameter		
HS-PMA maximum ratings of V <sub>CAN_H</sub> , V <sub>CAN_L</sub> and V <sub>Diff</sub>					
Maximum rating V <sub>Diff</sub>	V <sub>Diff</sub>	V <sub>(CANH-CANL)</sub>	voltage between pin CANH and pin CANL		
General maximum rating $V_{\text{CAN}_{-}\text{H}}$ and $V_{\text{CAN}_{-}\text{L}}$	V <sub>CAN_H</sub>	V <sub>x</sub>	voltage on pin x		
Optional: Extended maximum rating VCAN_H and VCAN_L	V <sub>CAN_L</sub>				
HS-PMA maximum leakage currents on CAN_H and CAN	_L, unpowe	ered			
Leakage current on CAN_H, CAN_L	I <sub>CAN_H</sub> I <sub>CAN_L</sub>	I <sub>L</sub>	leakage current		
Number of recessive bits before next SOF	Number of recessive bits before next SOF				
Number of recessive bits before a new SOF shall be accepted	n <sub>Bits_idle</sub>	N <sub>bit(idle)</sub>	number of idle bits		
Bitfiter in CAN FD data phase					
CAN FD data phase bitfilter (option 1)	pBitfilter <sub>op</sub>	t <sub>fltr(bit)dom</sub>	dominant bit filter time		
	tion1				
HS-PMA bus biasing control timings					
CAN activity filter time, long	t <sub>Filter</sub>	t <sub>wake(busdom)</sub> [1]	bus dominant wake-up time		
CAN activity filter time, short		t <sub>wake(busrec)</sub> [1]	bus recessive wake-up time		
Wake-up timeout, short	t <sub>Wake</sub>	t <sub>to(wake)bus</sub>	bus wake-up time-out time		
Wake-up timeout, long					
Timeout for bus inactivity	t <sub>Silence</sub>	t <sub>to(silence)</sub>	bus silence time-out time		
Bus Bias reaction time	t <sub>Bias</sub>	t <sub>d(busact-bias)</sub>	delay time from bus active to bias		

[1] t<sub>fltr(wake)bus</sub> - bus wake-up filter time, in devices with basic wake-up functionality

# **19. Revision history**

# Table 58.Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
UJA1169A v.1	20200512	Product data sheet	-	-

# 20. Legal information

# 20.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

# 20.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

# 20.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product sole and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

# 20.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

# **21. Contact information**

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

# 22. Contents

1	General description 1
2	Features and benefits 2
2.1	General
2.2	Designed for automotive applications 2
2.3	Low-drop voltage regulator for 5 V/3.3 V
	microcontroller supply (V1) 2
2.4	On-board CAN supply (V2; UJA1169ATK,
	UJA1169ATK/F, UJA1169ATK/3 and
	UJA1169ATK/F/3 only)
2.5	Off-board sensor supply (VEXT;
	UJA1169ATK/X and UJA1169ATK/X/F only) 3
2.6	Power Management
2.7	System control and diagnostic features 3
3	Product family overview 4
4	Ordering information 4
5	Block diagram 5
6	Pinning information 6
6.1	Pinning
6.2	Pin description 6
7	Functional description7
7.1	System controller 7
7.1.1	Operating modes 7
7.1.1.1	Normal mode 7
7.1.1.2	Standby mode 7
7.1.1.3	Sleep mode 9
7.1.1.4	Reset mode 9
7.1.1.5	Off mode 10
7.1.1.6	Overtemp mode
7.1.1.7	Forced Normal mode
7.1.1.8	Hardware characterization for the UJA1169A
	operating modes
7.1.2	System control registers
7.1.2.1	Mode control register 11
7.1.2.2	Main status register
7.2 7.2.1	Watchdog
7.2.1	5
7.2.1.1	5 5
7.2.1.2	SBC configuration control register
7.2.1.3	Software Development mode
7.2.3	Watchdog behavior in Window mode 15
7.2.3 7.2.4	Watchdog behavior in Timeout mode 16
7.2.4	Watchdog behavior in Autonomous mode 16
7.3	System reset
7.3.1	Characteristics of pin RSTN
7.3.2	Selecting the output reset pulse width 17
7.3.2.1	Start-up control register

7 4	Deast sources	10
7.4 7.5	Reset sources	
7.5 7.6		
7.6.1	Power supplies Battery supply voltage (V <sub>BAT</sub> )	
7.6.2	Voltage regulator V1	
7.6.3	Voltage regulator V2	
7.6.4	Voltage regulator VEXT	20
7.6.5	Regulator control register.	
7.6.6	Supply voltage status register	
7.7		
7.7.1	Reset counter.	
7.7.2	LIMP state diagram	
7.7.2.1	Fail-safe control register	
7.8	High-speed CAN transceiver	24
7.8.1	CAN operating modes	
7.8.1.1	CAN Active mode.	
7.8.1.2	CAN Listen-only mode	
7.8.1.3	CAN Offline and Offline Bias modes	
7.8.1.4	CAN Off mode	
7.8.2	CAN standard wake-up (partial networking	
	not enabled)	28
7.8.2.1	CAN control register	
7.8.2.2	Transceiver status register	
7.9	CAN partial networking (UJA1169A /F variant	
	only)	
7.9.1	Wake-up frame (WUF)	
7.9.2	CAN FD frames	32
7.9.3	CAN partial networking configuration	
	registers	
7.9.3.1	Data rate register	33
7.9.3.2	ID registers	
7.9.3.3	ID mask registers	
7.9.3.4	Frame control register	
7.9.3.5	Data mask registers	
7.10	CAN fail-safe features	
7.10.1	TXD dominant time-out	
7.10.2	Pull-up on TXD pin	35
7.10.3	V <sub>CAN</sub> undervoltage event	
7.10.4	Loss of power at pin BAT	
7.11	Wake-up and interrupt event handling	36
7.11.1	WAKE pin	36
7.11.1.1	WAKE pin status register	
7.11.2	Wake-up diagnosis.	
7.11.3	Interrupt/wake-up delay	
7.11.4	Sleep mode protection.	
7.11.5	Event status and event capture registers	39
7.11.5.1	Event status registers	
7.11.5.2	Event capture enable registers	41

# continued >>

7.12	Non-volatile SBC configuration	42
7.12.1	Programming MTPNV cells	42
7.12.1.1		43
7.12.1.2	5	44
7.12.2	Restoring factory preset values	45
7.13	Device identification	45
7.13.1	Device identification register	45
7.14	Register locking	45
7.14.1		45
7.15	General-purpose memory	46
7.16	SPI	46
7.16.1		46
7.16.2 7.16.3	Register map Register configuration in UJA1169A	49
1.10.3		51
•	operating modes	
8	Limiting values	54
9	Thermal characteristics	55
10	Static characteristics	56
11	Dynamic characteristics	63
12	Application information	68
12.1	Application diagram	68
12.2	Application hints	68
13	Test information	69
13.1	Quality information	69
14	Package outline	70
15	Handling information	71
16	Soldering of SMD packages	71
16.1	Introduction to soldering	71
16.2	Wave and reflow soldering	71
16.3	Wave soldering	71
16.4	Reflow soldering	72
17	Soldering of HVSON packages	73
18	Appendix: ISO 11898-2:2016 parameter	
	cross-reference list	74
19	Revision history	76
20	Legal information.	77
20.1	Data sheet status	77
20.2	Definitions	77
20.3	Disclaimers	77
20.4	Trademarks	78
21	Contact information	78
22	Contents	79

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors B.V. 2020.

#### All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 12 May 2020 Document identifier: UJA1169A